

Flicker Filter for LED Lighting

General Description

The common off-line LED lighting system consists of either isolated or non-isolated topologies with constant current output to light up LED strings. The most popular topology used in the market now is a single stage LED driver features high power factor correction (PFC). By using single stage approach, the system cost is cheap, but the LED current also suffers from high current ripple which can cause flicker due to the nature of high power factor correction feature.

The RT7315A as a second stage circuit is a flicker filter designed to greatly reduce the current ripple commonly seen at the output of either the isolated or non-isolated single-stage constant current driver with PFC. The control loop inside the RT7315A regulates the LED current with minimized 100Hz/120Hz current ripple.

The RT7315A also equips with several protection features as follows. (1) Over temperature protection (OTP) (2) LED short circuit protection (3) LED open circuit protection (4) LED hot plug protection. The RT7315A system circuit is simple and small. The BOM cost is cheap and the required PCB space is tiny.

Ordering Information

RT7315A□□

- Package Type
E : SOT-23-6
- Lead Plating System
G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Features


- Adaptive 100Hz/120Hz LED Current Ripple Regulator
- Suitable for Dimmable LED Lighting System
- Wide LED Voltage Range
- Multiple Protection Features
 - ▶ LED Short Circuit Protection
 - ▶ LED Open Circuit Protection
 - ▶ LED Hot Plug Protection
 - ▶ Over Temperature Protection
- RoHS Compliant and Halogen Free

Applications

- LED Lighting Driver


Pin Configuration

(TOP VIEW)




SOT-23-6

Marking Information




Simplified Application Circuit



Functional Pin Description

Pin No.	Pin Name	Pin Function
1	COMP	Compensation node. Output of the internal trans-conductance amplifier. The recommended value is from 0.22 μ F to 0.47 μ F.
2	GND	Ground of the controller.
3	VDD	Power Supply Input. This pin connects to the output voltage of system through a resistor. The resistor value must be chosen so that in the steady state the resistor current cannot be greater than the current sinking capability of the internal clamping circuit to maintain VDD pin voltage regulation. A minimum of 1 μ F ceramic bypass capacitor right near by the VDD and GND pins is required.
4	CS	Current sense input. Connect this pin to the current sense resistor.
5	GATE	Gate driver output for external power MOSFET.
6	FB	Feedback voltage input.

Functional Block Diagram



Operation

The RT7315A is designed for cooperated with a single stage Power Factor Correction (PFC) LED driving circuit. By adopting the RT7315A, the natural ripple due to PFC can be removed and the component count is minimized. The RT7315A embeds comprehensive protection functions for robust designs, including LED open circuit protection, LED hot plug protection, LED short circuit protection and Over-Temperature Protection (OTP).

VDD Regulator

The RT7315A as a second stage circuit is a flicker filter designed to greatly reduce the current ripple commonly seen at the output of either the isolated or non-isolated single-stage constant current driver with PFC. The RT7315A get the power from the output of previous driver stage through a resistor R_{VDD} to VDD pin. The VDD pin voltage is clamped and regulated around 5V. The resistor value of R_{VDD} must be chosen so that in the steady state the current through R_{VDD} cannot be greater than the current sinking capability of the internal clamping circuit to maintain VDD pin voltage regulation.

Protection

The RT7315A equips with both protection features as follows. (1) OTP: As OTP occurs, the gate voltage will be pulled low so that the power switch will be turned off until the temperature cools down by 50°C (typ.) (2) LED Short Circuit Protection and LED Hot Plug Protection by FB OVP and CS current limit: As the FB pin voltage exceeds V_{FB_OVP} (1.7V, typ.), CS voltage is limited at V_{CL} (100mV, typ.) to achieve current limit the gate voltage will be pulled low so that the power switch will be turned off. To achieve auto-restart, the switch will be turned off 13ms (typ.) and then turned on 400μs (typ.), as shown in Figure. 1.

In addition, CS voltage is limited at V_{CLFB} (75mV, typ.) when FB OVP is triggered. Thus, the current sense resistor R_{CS} will determine the power dissipation when LED is short circuit. If the power dissipation is too low,

the protection of PFC LED driving circuit may not be recovered and the system will not be auto restarted when the failure is recovered.




Figure 1. Auto-Restart with FB OVP

Absolute Maximum Ratings (Note 1)

- VDD, COMP, CS, GATE, FB to GND ----- -0.3V to 6.5V
- Power Dissipation, P_D @ T_A = 25°C
SOT-23-6----- 0.48W
- Package Thermal Resistance (Note 2)
SOT-23-6, θ_{JA} ----- 208.2°C/W
SOT-23-6, θ_{JC} ----- 32°C/W
- Lead Temperature (Soldering, 10 sec.)----- 260°C
- Junction Temperature ----- 150°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility (Note 3)
HBM (Human Body Model) ----- 2kV

Recommended Operating Conditions (Note 4)

- Supply Input Voltage, V_{IN} ----- 4.8V to 5.2V
- Junction Temperature Range ----- -40°C to 125°C

Electrical Characteristics(V_{DD} = 4.8V, T_A = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
VDD Section						
VDD Turn-On Threshold Voltage	V _{TH_ON}		4.3	4.5	4.7	V
VDD Turn-Off Hysteresis	V _{TH_OFF_HYS}		--	0.3	--	V
VDD Operating Current	I _{DD_OP}		--	0.3	0.5	mA
VDD Clamping Voltage	V _{DD_CLAMP}	I _{DD} = 3mA	--	5.2	--	V
Gate Driver Section						
Max Gate Output Voltage	V _{GATE_MAX}		--	4.5	--	V
Current Limit During FB OVP	V _{CLFB}		--	75	--	mV
Current Limit Threshold	V _{CL}		--	100	--	mV
Protection Section						
FB Over Voltage Protection Threshold	V _{FB_OVP}		--	1.7	--	V
Over Temperature Protection	T _{OTP}		--	150	--	°C
OTP Hysteresis			--	50	--	°C

Note 1. Stresses beyond those listed “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.


Note 2. θ_{JA} is measured under natural convection (still air) at $T_A = 25^\circ\text{C}$ with the component mounted on a low effective-thermal-conductivity two-layer test board on a JEDEC thermal measurement standard. θ_{JC} is measured at the exposed pad of the package.

Note 3. Devices are ESD sensitive. Handling precaution recommended.



Note 4. The device is not guaranteed to function outside its operating conditions.

Note 5. Guarantee by design.


Typical Application Circuit





Typical Operating Characteristics

 V_{TH_ON} vs. Temperature $V_{TH_OFF_HYS}$ vs. Temperature

VDD Clamp Voltage vs. Temperature



MAX GATE Voltage vs. Temperature

 V_{CLFB} vs. Temperature

Application Information

VDD Clamp and RVDD Setting

The RT7315A embeds a VDD clamp circuit to support wide LED voltage range, and RVDD can be determined by :

$$\frac{V_{OUT(MAX)} - V_{DD_CLAMP}}{I_{VDDCLAMP(MIN)}} < R_{VDD} < \frac{V_{OUT(MIN)} - V_{DD_CLAMP}}{I_{DD_OP(MAX)}}$$

$$I_{VDDCLAMP(MIN)} = 3mA$$

$$I_{DD_OP(MAX)} = 0.5mA$$

Flicker Filter Setting

To achieve better flicker filter performance, the maximum output ripple voltage of the PFC LED driving circuit should be measured and the following formula should be satisfied :

$$3 \times [R_{CS} \times I_{LED} \times (\text{Ratio} - 1) + \text{Ratio} \times V_{OS} - I_{LED}$$

$$\times R_{DS(ON_max)}] > V_{out_ripple_max} \times \frac{1}{2}$$

in which I_{LED} is the output current of the PFC LED driving circuit, R_{CS} is current sense resistor, $R_{DS(ON)}$ is the static drain-source on-resistance of power MOSFET, V_{OS} is a fixed parameter in the RT7315A (23mV, typ.), and V_{out_ripple} is the peak to peak output voltage of the PFC LED driving circuit. For estimating $V_{out_ripple_max}$, the ambient temperature and mass production variation of the PFC LED driving circuit should be considered.

The feedback resistors R_{FB1} and R_{FB2} can be determined by:

$$\text{Ratio} = 1 + \frac{R_{FB1}}{R_{FB2}}$$

It is recommended to design $R_{FB1} = 470k\Omega$ to $560k\Omega$.

R_{CS} can be determined by :

$$R_{CS} = \frac{50mV}{I_{LED}}$$

FB Over Voltage Protection

FB OVP is activated when FB voltage is higher than V_{FB_OVP} (1.7V, typ.), and its corresponding drain

voltage can be expressed as :

$$V_{drain_OVP} = \left(1 + \frac{R_{FB1}}{R_{FB2}}\right) \times 1.7V$$

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a SOT-23-6 package, the thermal resistance, θ_{JA} , is 208.2°C/W on a low effective-thermal-conductivity two-layer test board. The maximum power dissipation at $T_A = 25^\circ\text{C}$ can be calculated as below :

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (208.2^\circ\text{C/W}) = 0.48W \text{ for a SOT-23-6 package.}$$

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA} . The derating curves in Figure 2 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 2. Derating Curve of Maximum Power Dissipation

Layout Consideration

For best performance of the RT7315A, please abide the following layout guide.

- ▶ The capacitor CVDD and CCOMP must be placed as close as possible to the COMP and VDD pins of the device respectively.
- ▶ The GND should be connected to a strong ground plane.
- ▶ The power loop should be as small as possible.
- ▶ The MOSFET thermal pad should be connected to a large copper area, preferably with vias underneath the Drain of MOSFET for optimal cooling.





Figure 3. PCB Layout Guide


Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.889	1.295	0.031	0.051
A1	0.000	0.152	0.000	0.006
B	1.397	1.803	0.055	0.071
b	0.250	0.560	0.010	0.022
C	2.591	2.997	0.102	0.118
D	2.692	3.099	0.106	0.122
e	0.838	1.041	0.033	0.041
H	0.080	0.254	0.003	0.010
L	0.300	0.610	0.012	0.024

SOT-23-6 Surface Mount Package

Footprint Information



Package	Number of Pin	Footprint Dimension (mm)						Tolerance
		P1	A	B	C	D	M	
TSOT-26/TSOT-26(FC)/SOT-26	6	0.95	3.60	1.60	1.00	0.70	2.60	±0.10

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2017 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

www.richtek.com

DS7315A-00 December 2017