

Second-Stage Primary-Side Regulation Dimmable LED Driver Controller

General Description

The RT7306S is a second-stage constant current LED driver. It drives the converter in the Quasi-Resonant (QR) mode to achieve higher efficiency. By using Primary Side Regulation (PSR), the RT7306S controls the output current accurately without a shunt regulator and an opto-coupler at the secondary side, reducing the external component count, the cost, and the volume of the driver board.

The RT7306S is compatible with analog dimming. The output current can be modulated by the DIM pin.

The RT7306S embeds comprehensive protection functions for robust designs, including LED open-circuit protection, LED short-circuit protection, output diode short-circuit protection, VDD Under-Voltage Lockout (UVLO), VDD Over-Voltage Protection (VDD OVP), Over-Temperature Protection (OTP), and cycle-by-cycle current limitation.

Features


- Tight LED Current Regulation
- No Opto-Coupler and TL431 Required
- Compatible with Analog Dimming
- Quasi-Resonant
- Maximum/Minimum Switching Frequency Clamping
- Maximum/Minimum On-Time Limitation
- Wide VDD Range (up to 34V)
- Multiple Protection Features
 - LED Open-Circuit Protection
 - LED Short-Circuit Protection
 - Output Diode Short-Circuit Protection
 - VDD Under-Voltage Lockout
 - VDD Over-Voltage Protection
 - Over-Temperature Protection
 - Cycle-by-Cycle Current Limitation

Applications


- DC-DC LED Lighting Driver

Simplified Application Circuit

Flyback Application Circuit



Buck-Boost Application Circuit



Ordering Information

RT7306S □ □

Package Type
S : SOP-8

Lead Plating System
G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.


Marking Information

RT7306S
GSYMDNN
●

RT7306SGS : Product Number
YMDNN : Date Code

Pin Configuration

(TOP VIEW)




SOP-8

Functional Pin Description

Pin No.	Pin Name	Pin Function
1, 8	VDD	Supply voltage (VDD) input. The controller will be enabled when VDD exceeds V _{TH_ON} and disabled when VDD is lower than V _{TH_OFF} . A capacitor C _{VDD} is suggested to be connected to pin 8.
2	GND	Ground of the controller.
3	COMP	Compensation node. Output of the internal trans-conductance amplifier.
4	DIM	Analog dimming signal input. LED driving current can be adjusted by the analog voltage.
5	ZCD	Zero current detection input. This pin is used to sense the voltage at the auxiliary winding of the transformer.
6	CS	Current sense input. Connect this pin to the current sense resistor.
7	GD	Gate driver output for an external power MOSFET.

Functional Block Diagram



Operation

Flyback Control

Figure 1 shows a typical flyback converter with input voltage (V_{IN}).




Figure 1. Typical Flyback Converter

The RT7306S needs no shunt regulator and opto-coupler at the secondary side to achieve the output current regulation. Figure 2 shows several key waveforms of a conventional flyback converter in Quasi-Resonant (QR) mode, in which V_{AUX} is the voltage on the auxiliary winding of the transformer.




Figure 2. Key Waveforms of a Flyback Converter

Voltage Clamping Circuit

The RT7306S provides a voltage clamping circuit at ZCD pin since the voltage on the auxiliary winding is negative when the main switch is turned on. The lowest voltage on ZCD pin is clamped near zero to prevent the IC from being damaged by the negative voltage. Meanwhile, the sourcing ZCD current (I_{ZCD}), flowing through the upper resistor (R_{ZCD1}), is sampled and held to be a line-voltage-related signal for propagation delay compensation. The RT7306S embeds the programmable propagation delay compensation through CS pin. A sourcing current I_{CS} (equal to $I_{ZCD} \times K_{PC}$) applies a voltage offset ($I_{CS} \times R_{PC}$) which is proportional to line voltage on CS to compensate the propagation delay effect. Thus, the output current can be equal at high and low line voltage.

Quasi-Resonant Operation

Figure 3 illustrates how valley signal triggers PWM. If no valley signal detected for a long time, the next PWM is triggered by a starter circuit at the end of the interval (t_{START} , 130 μ s typ.) which starts at the rising edge of the previous PWM signal. A blanking time ($t_{S(MIN)}$, 16 μ s typ.), which starts at the rising edge of the previous PWM signal, limits minimum switching period. When the $t_{S(MIN)}$ interval is on-going, all of valley signals are not allowed to trigger the next PWM signal. After the end of the $t_{S(MIN)}$ interval, the next PWM signal will be triggered immediately.




Figure 3. PWM Triggered Method

Dimming Function

An analog dimming function is embedded in the RT7306S. When the voltage on the DIM pin (V_{DIM}) is within V_{DIM_MIN} (0.5V typ.) and V_{DIM_HIGH} , the regulation factor of constant current control (K_{CC}) is linearly proportional to V_{DIM} , as shown in Figure 4. When V_{DIM} is lower than V_{DIM_MIN} , the minimum K_{CC} is kept at 8% (typ.) of $K_{CC(MAX)}$ to ensure the regulation precision at low dimming. When V_{DIM} is lower than V_{DIM_LOW} , the PWM signal will be disabled.

DIM pin sources the current (12.5 μ A typ.) when $V_{DD} > V_{TH_ON}$, and the sourcing current is shut down after 116ms (typ.). Therefore, the delay time of the dimming signal should be within t_{DIM} .

The external equivalent resistance of DIM pin is recommended to be higher than 39k Ω .




Figure 4. Dimming Curve

Protections

LED Open-Circuit Protection

In an event of output open circuit, the converter will be shut down to prevent being damaged, and it will be auto-restarted when the output is recovered. Once the LED is open-circuit, the output voltage keeps rising, causing the voltage on ZCD pin V_{ZCD} rising accordingly. When the sample-and-hold ZCD voltage (V_{ZCD_SH}) exceeds its OV threshold (V_{ZCD_OVP} , 3.2V typ.), output OVP will be activated and the PWM output (GD pin) will be forced low to turn off the main switch. If the output is still open-circuit when the converter restarts, the converter will be shut down again.

Output Diode Short-Circuit Protection

When the output diode is damaged as short-circuit, the transformer will be led to magnetic saturation and the main switch will suffer from a high current stress. To avoid the above situation, an output diode short-circuit protection is built-in. When CS voltage V_{CS} exceeds the threshold (V_{CS_SD} 1.7 typ.) of the output diode short-circuit protection, the RT7306S will shut down the PWM output (GD pin) in few cycles to prevent the converter from damage. It will be auto-restarted when the failure condition is recovered.

VDD Under-Voltage Lockout (UVLO) and Over-Voltage Protection (VDD OVP)

The RT7306S will be enabled when VDD voltage (V_{DD}) exceeds rising UVLO threshold (V_{TH_ON} , 17V typ.) and disabled when V_{DD} is lower than falling UVLO threshold (V_{TH_OFF} , 8.5V typ.). If VDD hiccups less than 7 times during startup, the VDD holdup mode is enabled when VDD voltage is lower than VDD holdup mode entry point (V_{DD_ET} , 10V typ.).

When V_{DD} exceeds its over-voltage threshold (V_{OVP} , 37.4V typ.), the PWM output of the RT7306S is shut down. It will be auto-restarted when the VDD is recovered to a normal level.

Over-Temperature Protection (OTP)

The RT7306S provides an internal OTP function to protect the controller itself from suffering thermal stress and permanent damage. It's not suggested to use the

function as precise control of over temperature. Once the junction temperature is higher than the OTP threshold (T_{OTP} , 150°C typ.), the controller will shut down until the temperature cools down by 30°C (typ.). Meanwhile, if V_{DD} reaches falling UVLO threshold voltage (V_{TH_OFF}), the controller will hiccup till the over temperature condition is removed.

Absolute Maximum Ratings (Note 1)

- Supply Voltage, V_{DD} ----- -0.3V to 40V
- Gate Driver Output, GD ----- -0.3V to 20V
- Other Pins ----- -0.3V to 6V
- Power Dissipation, P_D @ $T_A = 25^\circ\text{C}$
SOP-8 ----- 0.48W
- Package Thermal Resistance (Note 2)
SOP-8, θ_{JA} ----- 206.9°C/W
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Junction Temperature ----- 150°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility (Note 3)
HBM (Human Body Model) ----- 2kV

Recommended Operating Conditions (Note 4)

- Supply Input Voltage, V_{DD} ----- 11V to 34V
- COMP Voltage, V_{COMP} ----- 0.7V to 4.3V
- Junction Temperature Range ----- -40°C to 125°C

Electrical Characteristics(V_{DD} = 15V, T_A = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
VDD Section						
VDD OVP Threshold Voltage	V _{OVP}	V _{DD} rising	35.4	37.4	39.4	V
Rising UVLO Threshold Voltage	V _{TH_ON}		16	17	18	V
Falling UVLO Threshold Voltage	V _{TH_OFF}		7.5	8.5	9.5	V
VDD Holdup Mode Entry Point	V _{DD_ET}		--	10	--	V
VDD Holdup Mode Ending Point	V _{DD_ED}		--	10.5	--	V
Operating Current	I _{DD_OP}	V _{DD} = 15V, I _{ZCD} = 0, GD open	--	2	3	mA
Start-Up Current	I _{VDD_ST}	V _{DD} = V _{TH_ON} - 1V	--	15	30	μA
ZCD Section						
Lower Clamp Voltage	V _{ZCDL}	I _{ZCD} = 0 to -2.5mA	-50	0	60	mV
ZCD OVP Threshold Voltage	V _{ZCD_OVP}		3.04	3.2	3.36	V
Dimming Control Section						
Analog Dimming Low Threshold Voltage	V _{DIM_LOW}		250	300	350	mV
Analog Dimming High Threshold Voltage	V _{DIM_HIGH}		--	2.8	--	V
DIM Sourcing Current			5	12.5	20	μA
Constant Current Control Section						

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Maximum Regulated Factor for Constant-Current Control	KCC(MAX)	V _{DIM} = 3V	246.25	250	253.75	mV
Maximum Comp Voltage	V _{COMP} (MAX)		4.8	5.5	--	V
Minimum Comp Voltage	V _{COMP} (MIN)		--	0.5	--	V
Maximum Sourcing Current	I _{COMP} (MAX)	During start-up period	--	100	--	μA
Ramp Slope	S _{ramp}		210	330	450	mV/μs
Current Sense Section						
Leading Edge Blanking Time	t _{LEB}		180	293	405	ns
Peak Current Shutdown Voltage Threshold	V _{CS_SD}		1.53	1.7	1.87	V
Peak Current Limitation at Normal Operation	V _{CS_CL}		0.39	0.45	0.51	V
Propagation Delay Compensation Factor	K _{PC}	I _{CS} = K _{PC} × I _{ZCD} , I _{ZCD} = –150μA	--	0.042	--	A/A
Gate Driver Section						
Rising Time	t _R	V _{DD} = 15V, C _L = 1nF	--	140	250	ns
Falling Time	t _F	V _{DD} = 15V, C _L = 1nF	--	40	70	ns
Gate Output Clamping Voltage	V _{CLAMP}	V _{DD} = 15V, C _L = 1nF	10.8	12	13.2	V
Internal Pull Low Resistor	R _{GD}		--	40	--	kΩ
Timing Control Section						
Minimum On-Time	t _{ON} (MIN)		300	370	440	ns
Minimum Switching Period	t _S (MIN)		13.5	16	18.5	μs
Duration of Starter at Normal Operation	t _{START}		75	130	300	μs
Maximum On-Time	t _{ON} (MAX)		9	16.25	23.5	μs
Duration of the Dimming Sourcing Current	t _{DIM}		82	116	150	ms
Over-Temperature Protection (OTP) Section						
OTP Temperature Threshold	T _{OTP}	(Note 5)	--	150	--	°C
OTP Temperature Hysteresis	T _{OTP-HYS}	(Note 5)	--	30	--	°C

Note 1. Stresses beyond those listed “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2. θ_{JA} is measured under natural convection (still air) at T_A = 25°C with the component mounted on a low effective-thermal-conductivity two-layer test board on a JEDEC thermal measurement standard.


Note 3. Devices are ESD sensitive. Handling precaution recommended.

Note 4. The device is not guaranteed to function outside its operating conditions.


Note 5. Guarantee by design.

Typical Application Circuit







Flyback Application Circuit












Buck-Boost Application Circuit



Typical Operating Characteristics



K_{CC} vs. Junction Temperature**V_{COMP(MAX)} vs. Junction Temperature****I_{COMP(MAX)} vs. Junction Temperature****t_{LEB} vs. Junction Temperature****V_{CS_SD} vs. Junction Temperature****V_{CS_CL} vs. Junction Temperature**



Application Information

Output Current Setting

Considering the conversion efficiency, the programmed DC level of the average output current ($I_{OUT}(t)$) can be derived as :

$$I_{OUT_CC} = \frac{1}{2} \times \frac{N_P}{N_S} \times \frac{K_{CC}}{R_{CS}} \times CTR_{TX1}$$

$$CTR_{TX1} = \frac{I_{SEC_PK}}{I_{PRI_PK}} \times \frac{N_S}{N_P}$$

in which CTR_{TX1} is the current transfer ratio of the transformer TX1, I_{SEC_PK} is the peak current of the secondary side, and I_{PRI_PK} is the peak current of the primary side. CTR_{TX1} can be estimated to be 0.9. According to the above parameters, current sense resistor R_{CS} can be determined as the following equation :

$$R_{CS} = \frac{1}{2} \times \frac{N_P}{N_S} \times \frac{K_{CC}}{I_{OUT_CC}} \times CTR_{TX1}$$

Propagation Delay Compensation Design

The V_{CS} deviation (ΔV_{CS}) caused by propagation delay effect can be derived as:

$$\Delta V_{CS} = \frac{V_{IN} \cdot t_D \cdot R_{CS}}{L_m}$$

in which t_D is the delay period which includes the propagation delay of the RT7306S and the turn-off transition of the main MOSFET. The sourcing current from CS pin of the RT7306S (I_{CS}) can be expressed as :

$$I_{CS} = K_{PC} \cdot V_{IN} \cdot \frac{N_A}{N_P} \cdot \frac{1}{R_{ZCD1}}$$

where N_A is the turns number of the auxiliary winding.

R_{PC} can be designed by :

$$R_{PC} = \frac{\Delta V_{CS}}{I_{CS}} = \frac{t_D \cdot R_{CS} \cdot R_{ZCD1}}{L_m \cdot K_{PC}} \cdot \frac{N_P}{N_A}$$

Output Over-Voltage Protection Setting

Output OVP is achieved by sensing the voltage on the auxiliary winding. It is recommended that output OV level (V_{OUT_OVP}) is set at 120% of nominal output voltage (V_{OUT}). Thus, R_{ZCD1} and R_{ZCD2} can be

determined by the equation as :

$$V_{OUT} \times \frac{N_A}{N_S} \times \frac{R_{ZCD2}}{R_{ZCD1} + R_{ZCD2}} \times 120\% = 3.2V(\text{typ.})$$

Adaptive Blanking Time

When the MOSFET is turned off, the leakage inductance of the transformer and parasitic capacitance (C_{OSS}) of the MOSFET induce resonance waveform on the ZCD pin. The resonance waveform may make the controller false trigger the ZCD OVP, and it may cause the controller operate in unstable condition. As load increases, the resonance time also increases. It is recommended to add a 10pF to 47pF bypass capacitor, and it should be as close to ZCD pin as possible. The larger bypass capacitor may cause phase shift on ZCD waveform, so the MOSFET is not turned on at exact valley point.

To avoid the above issue, the RT7306S provides adaptive blanking time (t_{BK}). It varies with the peak voltage of the CS pin (V_{CS_PK}), as shown by the following formula :

$$t_{BK} = 2\mu s + V_{CS_PK} \times 2\mu s/V (\text{typ.})$$

Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a SOP-8 package, the thermal resistance, θ_{JA} , is 206.9°C/W on a standard JEDEC low effective-thermal-conductivity two-layer test board. The maximum power dissipation at $T_A = 25^\circ\text{C}$ can be calculated as below :

$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (206.9^\circ\text{C/W}) = 0.48\text{W}$ for a SOP-8 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA} . The derating curves in Figure 5 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 5. Derating Curve of Maximum Power Dissipation

Layout Considerations

A proper PCB layout can abate unknown noise interference and EMI issue in the switching power supply. Please refer to the guidelines when designing a PCB layout for switching power supply :

- ▶ The current path(1) from input capacitor, transformer, MOSFET, Rcs return to input capacitor is a high frequency current loop. The path(2) from GD pin, MOSFET, Rcs return to the ground of the IC is also a high frequency current loop. They must be as short as possible to decrease noise coupling and kept a space to other low voltage traces, such as IC control circuit paths, especially. Besides, the path(3) between MOSFET ground(b) and IC ground(d) is recommended to be as short as possible, too.
- ▶ The path(4) from RCD snubber circuit to MOSFET is a high switching loop. Keep it as small as possible.
- ▶ The path(5) from input capacitor to VDD pin is a high voltage loop. Keep a space from path(5) to other low voltage traces. The filter capacitor C_{VDD} must be connected to pin 8.
- ▶ It is good for reducing noise, output ripple and EMI issue to separate ground traces of input capacitor(a), MOSFET(b), auxiliary winding(c) and IC control circuit(d). Finally, connect them together on input capacitor ground(a). The areas of these ground traces should be kept large.
- ▶ To minimize parasitic trace inductance and EMI, minimize the area of the loop connecting the secondary winding, the output diode, and the output filter capacitor. In addition, apply sufficient copper area at the anode and cathode terminal of the diode for heat-sinking. It is recommended to apply a larger area at the quiet cathode terminal. A large anode area will induce high-frequency radiated EMI.





Figure 6. PCB Layout Guide


Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	4.801	5.004	0.189	0.197
B	3.810	3.988	0.150	0.157
C	1.346	1.753	0.053	0.069
D	0.330	0.508	0.013	0.020
F	1.194	1.346	0.047	0.053
H	0.170	0.254	0.007	0.010
I	0.050	0.254	0.002	0.010
J	5.791	6.200	0.228	0.244
M	0.400	1.270	0.016	0.050

8-Lead SOP Plastic Package

Footprint Information



Package	Number of Pin	Footprint Dimension (mm)						Tolerance
		P	A	B	C	D	M	
SOP-8	8	1.27	6.80	4.20	1.30	0.70	4.51	±0.10

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2017 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

www.richtek.com

DS7306S-00 December 2017