




REV	ECN	DESCRIPTION OF REVISION
-----	-----	-------------------------

APPD


2009-05-19

Page	(.csa)	Contents	Sync	Date
91	100	CPU Constraints	K17_WFERRY	06/09/2009
92	101	Memory Constraints	K17_WFERRY	06/09/2009
93	102	PCH Constraints 1	K17_WFERRY	06/09/2009
94	103	PCH Constraints 2	K17_REF	06/17/2009
95	104	Ethernet Constraints	K17_WFERRY	06/09/2009
96	105	FireWire Constraints	K17_WFERRY	06/09/2009
97	106	SMC Constraints	K17_WFERRY	06/09/2009
98	107	GPU (GT216) CONSTRAINTS	K17_WFERRY	06/09/2009
99	108	Project Specific Constraints	K17_REF	06/17/2009
100	109	PCB Rule Definitions	K17_WFERRY	06/09/2009
101	121	Ibex Peak-M Power Aliases	K17_REF	06/17/2009
102	122	Current Sensing	K17_REF	06/17/2009
103	132	T57 Card Connector	K17_WFERRY	05/20/2009

Schematic / PCB #'s

DRAWING TITLE		DRAWING NUMBER		SIZE
SCHEM, TREASURE_ISLAND, MLB, K17				D
 Apple Inc.		REVISION		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I II NOT TO REPRODUCE OR COPY IT I III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I IV ALL RIGHTS RESERVED		PAGE 1 OF 132		
		SHEET 1 OF 103		

DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST MODIFIED=Tue Feb 23 21:52:40 2010





K17 POWER SYSTEM ARCHITECTURE

D

C

B


A

D


C

B

A



Revision History	
Apple Inc.	Apple Inc.
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
DRAWING NUMBER	SIZE
REVISION	BRANCH
PAGE	3 OF 132
SHEET	3 OF 103





(For changes prior to Rev. A, refer to earlier schematics)

Rev. A:

02/23/10
MLB_TI_IMVP65
csa. 5 Added K17_PVT BOM group
csa. 74 Updated Symbol for U7400; new VPN is TPS51983
csa. 121 Changed ARB_ONLY sense Rs to XWs



SYNC MASTER=K20A_MLB		SYNC DATE=03/26/2009	
PAGE TITLE			
Revision History			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	4 OF 132
		SHEET	4 OF 103





Functional Test Points

USB PORTS

J5713 (KEY BOARD CONN)

FUNC_TEST

ICT Test Points

CPU NO_TESTS

NO TEST

TP CPU RSVD<65..62>	=	TRUE	NC TP CPU RSVD<65..62>
TP CPU RSVD<58..45>	=	TRUE	NC TP CPU RSVD<58..45>
TP CPU RSVD<43..32>	=	TRUE	NC TP CPU RSVD<43..32>
TP CPU RSVD<27..26>	=	TRUE	NC TP CPU RSVD<27..26>
TP CPU RSVD<24..15>	=	TRUE	NC TP CPU RSVD<24..15>
TP CPU RSVD<2..1>	=	TRUE	NC TP CPU RSVD<2..1>
TP CPU RSVD NCTF<8..5>	=	TRUE	NC TP CPU RSVD NCTF<8..5>

NC NO_TESTS

NC CRT IG BLUE	=	TRUE	NC CRT IG BLUE
NC CRT IG GREEN	=	TRUE	NC CRT IG GREEN
NC CRT IG RED	=	TRUE	NC CRT IG RED
NC CRT IG DDC CLK	=	TRUE	NC CRT IG DDC CLK
NC CRT IG DDC DATA	=	TRUE	NC CRT IG DDC DATA
NC CRT IG HSYNC	=	TRUE	NC CRT IG HSYNC
NC CRT IG VSYNC	=	TRUE	NC CRT IG VSYNC
NC LVDS IG CTRL CLK	=	TRUE	NC LVDS IG CTRL CLK
NC LVDS IG CTRL DATA	=	TRUE	NC LVDS IG CTRL DATA
NC PCH LVDS VBG	=	TRUE	NC PCH LVDS VBG

NC NO_TESTS

TP PCI AD<31..0>	=	TRUE	NC PCI AD<31..0>
TP PCI C BE L<3..0>	=	TRUE	NC PCI C BE L<3..0>
NC PCI GNT3 L	=	TRUE	NC PCI GNT3 L
NC PCI GNT2 L	=	TRUE	NC PCI GNT2 L
NC PCI GNT1 L	=	TRUE	NC PCI GNT1 L
NC PCI GNT0 L	=	TRUE	NC PCI GNT0 L
NC PCI PAR	=	TRUE	NC PCI PAR
NC PCI RESET L	=	TRUE	NC PCI RESET L
NC PCI PME L	=	TRUE	NC PCI PME L
NC PCI CLK33M OUT3	=	TRUE	NC PCI CLK33M OUT3

TP NV DQ<15..0>	=	TRUE	NC NV DQ<15..0>
TP NV DOS<1..0>	=	TRUE	NC NV DOS<1..0>
TP NV CE L<3..0>	=	TRUE	NC NV CE L<3..0>
NC NV ALE	=	TRUE	NC NV ALE
NC NV CLE	=	TRUE	NC NV CLE
NC NV RB L	=	TRUE	NC NV RB L
TP NV WR RE L<1..0>	=	TRUE	NC NV WR RE L<1..0>
TP NV WE CK L<1..0>	=	TRUE	NC NV WE CK L<1..0>

NC PCIE CLK100M PE4N	=	TRUE	NC PCIE CLK100M PE4N
NC PCIE CLK100M PE4P	=	TRUE	NC PCIE CLK100M PE4P
NC PCIE CLK100M PE5N	=	TRUE	NC PCIE CLK100M PE5N
NC PCIE CLK100M PE5P	=	TRUE	NC PCIE CLK100M PE5P
NC PCIE CLK100M PE6N	=	TRUE	NC PCIE CLK100M PE6N
NC PCIE CLK100M PE6P	=	TRUE	NC PCIE CLK100M PE6P
NC PCIE CLK100M PE7N	=	TRUE	NC PCIE CLK100M PE7N
NC PCIE CLK100M PE7P	=	TRUE	NC PCIE CLK100M PE7P
NC PSOC P1 3	=	TRUE	NC PSOC P1 3
NC SATA C D2RN	=	TRUE	NC SATA C D2RN
NC SATA C D2RP	=	TRUE	NC SATA C D2RP
NC SATA C R2D CN	=	TRUE	NC SATA C R2D CN
NC SATA C R2D CP	=	TRUE	NC SATA C R2D CP
NC SATA D D2RN	=	TRUE	NC SATA D D2RN
NC SATA D D2RP	=	TRUE	NC SATA D D2RP
NC SATA D R2D CN	=	TRUE	NC SATA D R2D CN
NC SATA D R2D CP	=	TRUE	NC SATA D R2D CP
NC SATA SSD2 D2RN	=	TRUE	NC SATA SSD2 D2RN
NC SATA SSD2 D2RP	=	TRUE	NC SATA SSD2 D2RP
NC SATA SSD2 R2D CN	=	TRUE	NC SATA SSD2 R2D CN
NC SATA SSD2 R2D CP	=	TRUE	NC SATA SSD2 R2D CP

TP SMC P92	=	TRUE	NC SMC P92
NC USB WMN	=	TRUE	NC USB WMN
NC USB WMP	=	TRUE	NC USB WMP
NC USB EXTDN	=	TRUE	NC USB EXTDN
NC USB EXTDP	=	TRUE	NC USB EXTDP
NC USB MININ	=	TRUE	NC USB MININ
NC USB MINIP	=	TRUE	NC USB MINIP
NC USB 6N	=	TRUE	NC USB 6N
NC USB 6P	=	TRUE	NC USB 6P
NC USB 7N	=	TRUE	NC USB 7N
NC USB 7P	=	TRUE	NC USB 7P

NO TEST NC NO_TESTS

TRUE	NC SMC FAN 3 TACH
TRUE	NC SMC FAN 3 CTL
TRUE	NC SMC FAN 2 TACH
TRUE	NC SMC FAN 2 CTL
TRUE	NC FW2 TPBP
TRUE	NC FW2 TPBN
TRUE	NC FW2 TPBIAS
TRUE	NC FW2 TPAP
TRUE	NC FW2 TPAN
TRUE	NC FW0 TPBP
TRUE	NC FW0 TPBN
TRUE	NC FW0 TPAP
TRUE	NC ESTARLDO EN
TRUE	NC ALS GAIN

NC FW643 AVREG	=	TRUE	NC FW643 AVREG
NC FW643 TDI	=	TRUE	NC FW643 TDI
NC DP IG C HPD	=	TRUE	NC DP IG C HPD
NC DP IG C CTRL CLK	=	TRUE	NC DP IG C CTRL CLK
NC DP IG C CTRL DATA	=	TRUE	NC DP IG C CTRL DATA
TP DP IG C MLP<3..0>	=	TRUE	NC DP IG C MLP<3..0>
TP DP IG C MLN<3..0>	=	TRUE	NC DP IG C MLN<3..0>
NC DP IG C AUXP	=	TRUE	NC DP IG C AUXP
NC DP IG C AUXN	=	TRUE	NC DP IG C AUXN
NC DP IG D HPD	=	TRUE	NC DP IG D HPD
NC DP IG D CTRL CLK	=	TRUE	NC DP IG D CTRL CLK
NC DP IG D CTRL DATA	=	TRUE	NC DP IG D CTRL DATA
TP DP IG D MLP<3..0>	=	TRUE	NC DP IG D MLP<3..0>
TP DP IG D MLN<3..0>	=	TRUE	NC DP IG D MLN<3..0>
NC DP IG D AUXP	=	TRUE	NC DP IG D AUXP
NC DP IG D AUXN	=	TRUE	NC DP IG D AUXN

NC SDVO TVCLKINN	=	TRUE	NC SDVO TVCLKINN
NC SDVO TVCLKINP	=	TRUE	NC SDVO TVCLKINP
NC SDVO STALLN	=	TRUE	NC SDVO STALLN
NC SDVO STALLP	=	TRUE	NC SDVO STALLP
NC SDVO INTN	=	TRUE	NC SDVO INTN
NC SDVO INTP	=	TRUE	NC SDVO INTP

NC GPU BUFRST L	=	TRUE	NC GPU BUFRST L
TP GPU GSTATE<0>	=	TRUE	NC GPU GSTATE<0>
TP GPU GSTATE<1>	=	TRUE	NC GPU GSTATE<1>
TP GPU MIOA D<9..0>	=	TRUE	NC GPU MIOA D<9..0>
TP GPU MIOA DE	=	TRUE	NC GPU MIOA DE
TP LVDS EG B CLK N	=	TRUE	NC LVDS EG B CLKN
TP LVDS EG B CLK P	=	TRUE	NC LVDS EG B CLKP
NC LVDS EG BKL PWM	=	TRUE	NC LVDS EG BKL PWM
TP LVDS IG B CLKN	=	TRUE	NC LVDS IG B CLKN
TP LVDS IG B CLKP	=	TRUE	NC LVDS IG B CLKP
TP LVDS IG BKL PWM	=	TRUE	NC LVDS IG BKL PWM

NC PCH SST	=	TRUE	NC PCH SST
NC PCH NC1	=	TRUE	NC PCH NC1
NC PCH NC2	=	TRUE	NC PCH NC2
NC PCH NC3	=	TRUE	NC PCH NC3
NC PCH NC4	=	TRUE	NC PCH NC4
NC PCH NC5	=	TRUE	NC PCH NC5
NC PCH TP19	=	TRUE	NC PCH TP19
NC PCH TP18	=	TRUE	NC PCH TP18
NC PCH TP17	=	TRUE	NC PCH TP17
NC PCH TP16	=	TRUE	NC PCH TP16
NC PCH TP15	=	TRUE	NC PCH TP15
NC PCH TP14	=	TRUE	NC PCH TP14
NC PCH TP13	=	TRUE	NC PCH TP13
NC PCH TP12	=	TRUE	NC PCH TP12
NC PCH TP11	=	TRUE	NC PCH TP11
NC PCH TP10	=	TRUE	NC PCH TP10
NC PCH TP9	=	TRUE	NC PCH TP9
NC PCH TP8	=	TRUE	NC PCH TP8
NC PCH TP7	=	TRUE	NC PCH TP7
NC PCH TP6	=	TRUE	NC PCH TP6
NC PCH TP5	=	TRUE	NC PCH TP5
NC PCH TP4	=	TRUE	NC PCH TP4
NC PCH TP3	=	TRUE	NC PCH TP3
NC PCH TP2	=	TRUE	NC PCH TP2
NC PCH TP1	=	TRUE	NC PCH TP1

TRUE	PCH VSS NCTF<15>
TRUE	PCH VSS NCTF<17>
TRUE	PCH VSS NCTF<19>
TRUE	PCH VSS NCTF<5>
TRUE	PCH VSS NCTF<9>
TRUE	PCH VSS NCTF<11>
TRUE	PCH VSS NCTF<12>

TRUE	PCH VSS NCTF<15>
TRUE	PCH VSS NCTF<17>
TRUE	PCH VSS NCTF<19>
TRUE	PCH VSS NCTF<5>
TRUE	PCH VSS NCTF<9>
TRUE	PCH VSS NCTF<11>
TRUE	PCH VSS NCTF<12>

SYNC MASTER=K17 REF

SYNC DATE=06/17/2009

Functional / ICT Test

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE D

REVISION

BRANCH

PAGE

7 OF 132

SHEET

6 OF 103

D

C

B

A


D

C


B


A





SYNC MASTER=K17 REF		SYNC DATE=06/17/2009	
PAGE TITLE		Signal Aliases	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	9 OF 132
		SHEET	8 OF 103







92 28 MEM A DQ<0> AT8 SA_DQ0
92 28 MEM A DQ<1> AT6 SA_DQ1
92 28 MEM A DQ<2> BB5 SA_DQ2
92 28 MEM A DQ<3> BB9 SA_DQ3
92 28 MEM A DQ<4> AV7 SA_DQ4
92 28 MEM A DQ<5> AV6 SA_DQ5
92 28 MEM A DQ<6> BE6 SA_DQ6
92 28 MEM A DQ<7> BE8 SA_DQ7
92 28 MEM A DQ<8> BF11 SA_DQ8
92 28 MEM A DQ<9> BE11 SA_DQ9
92 28 MEM A DQ<10> BH13 SA_DQ10
92 28 MEM A DQ<11> BF9 SA_DQ11
92 28 MEM A DQ<12> BF6 SA_DQ12
92 28 MEM A DQ<13> BK7 SA_DQ13
92 28 MEM A DQ<14> BN8 SA_DQ14
92 28 MEM A DQ<15> BN11 SA_DQ15
92 28 MEM A DQ<16> BN9 SA_DQ16
92 28 MEM A DQ<17> BG17 SA_DQ18
92 28 MEM A DQ<18> BK15 SA_DQ19
92 28 MEM A DQ<19> BK9 SA_DQ20
92 28 MEM A DQ<20> BG15 SA_DQ21
92 28 MEM A DQ<21> BH17 SA_DQ22
92 28 MEM A DQ<22> BK17 SA_DQ23
92 28 MEM A DQ<23> BN20 SA_DQ24
92 28 MEM A DQ<24> BN17 SA_DQ25
92 28 MEM A DQ<25> BK25 SA_DQ26
92 28 MEM A DQ<26> BH25 SA_DQ27
92 28 MEM A DQ<27> BJ20 SA_DQ28
92 28 MEM A DQ<28> BH21 SA_DQ29
92 28 MEM A DQ<29> BG24 SA_DQ30
92 28 MEM A DQ<30> BG25 SA_DQ31
92 28 MEM A DQ<31> BJ40 SA_DQ32
92 28 MEM A DQ<32> BM43 SA_DQ33
92 28 MEM A DQ<33> BF47 SA_DQ34
92 28 MEM A DQ<34> BF48 SA_DQ35
92 28 MEM A DQ<35> BN40 SA_DQ36
92 28 MEM A DQ<36> BH43 SA_DQ37
92 28 MEM A DQ<37> BN44 SA_DQ38
92 28 MEM A DQ<38> BN47 SA_DQ39
92 28 MEM A DQ<39> BN48 SA_DQ40
92 28 MEM A DQ<40> BN51 SA_DQ41
92 28 MEM A DQ<41> BH53 SA_DQ42
92 28 MEM A DQ<42> BJ55 SA_DQ43
92 28 MEM A DQ<43> BH48 SA_DQ44
92 28 MEM A DQ<44> BJ48 SA_DQ45
92 28 MEM A DQ<45> BM53 SA_DQ46
92 28 MEM A DQ<46> BN55 SA_DQ47
92 28 MEM A DQ<47> BF55 SA_DQ48
92 28 MEM A DQ<48> BN57 SA_DQ49
92 28 MEM A DQ<49> BN65 SA_DQ50
92 28 MEM A DQ<50> BJ61 SA_DQ51
92 28 MEM A DQ<51> BF57 SA_DQ52
92 28 MEM A DQ<52> BJ57 SA_DQ53
92 28 MEM A DQ<53> BK64 SA_DQ54
92 28 MEM A DQ<54> BK61 SA_DQ55
92 28 MEM A DQ<55> BJ63 SA_DQ56
92 28 MEM A DQ<56> BF64 SA_DQ57
92 28 MEM A DQ<57> BB64 SA_DQ58
92 28 MEM A DQ<58> BB66 SA_DQ59
92 28 MEM A DQ<59> BJ66 SA_DQ60
92 28 MEM A DQ<60> BF65 SA_DQ61
92 28 MEM A DQ<61> AY64 SA_DQ62
92 28 MEM A DQ<62> BC70 SA_DQ63
92 28 MEM A DQ<63> BT38 SA_BS0
92 28 MEM A BA<1> BH38 SA_BS1
92 28 MEM A BA<2> BF21 SA_BS2
92 28 MEM A CAS L BK43 SA_CAS*
92 28 MEM A RAS L BL38 SA_RAS*
92 28 MEM A WE L BF38 SA_WE*

OMIT
U1000
ARRANDALE
BGA
(SYM 3 OF 11)

SA_CK0 BM34 MEM A CLK P<0> 28 92
SA_CK0* BP35 MEM A CLK N<0> 28 92
SA_CKE0 BF20 MEM A CKE<0> 28 92
SA_CK1 BK36 MEM A CLK P<1> 28 92
SA_CK1* BH36 MEM A CLK N<1> 28 92
SA_CKE1 BK24 MEM A CKE<1> 28 92
SA_CS0* BH40 MEM A CS L<0> 28 92
SA_CS1* BJ47 MEM A CS L<1> 28 92
SA_ODT0 BF43 MEM A ODT<0> 28 92
SA_ODT1 BL47 MEM A ODT<1> 28 92
SA_DM0 BB10 MEM A DM<0> 28 29 92
SA_DM1 BJ10 MEM A DM<1> 29 92
SA_DM2 BM15 MEM A DM<2> 29 92
SA_DM3 BN24 MEM A DM<3> 29 92
SA_DM4 BG44 MEM A DM<4> 29 92
SA_DM5 BG53 MEM A DM<5> 29 92
SA_DM6 BN62 MEM A DM<6> 29 92
SA_DM7 BH59 MEM A DM<7> 29 92
SA_DQS0* AY5 MEM A DQS N<0> 28 29 92
SA_DQS1* BJ7 MEM A DQS N<1> 28 29 92
SA_DQS2* BN13 MEM A DQS N<2> 28 29 92
SA_DQS3* BL21 MEM A DQS N<3> 28 29 92
SA_DQS4* BH44 MEM A DQS N<4> 28 29 92
SA_DQS5* BK51 MEM A DQS N<5> 28 29 92
SA_DQS6* BP58 MEM A DQS N<6> 28 29 92
SA_DQS7* BE62 MEM A DQS N<7> 28 29 92
SA_DQS0 AY7 MEM A DQS P<0> 28 29 92
SA_DQS1 BJ5 MEM A DQS P<1> 28 29 92
SA_DQS2 BL13 MEM A DQS P<2> 28 29 92
SA_DQS3 BN21 MEM A DQS P<3> 28 29 92
SA_DQS4 BK44 MEM A DQS P<4> 28 29 92
SA_DQS5 BH51 MEM A DQS P<5> 28 29 92
SA_DQS6 BM60 MEM A DQS P<6> 28 29 92
SA_DQS7 BE64 MEM A DQS P<7> 28 29 92
SA_MA0 BT36 MEM A A<0> 28 92
SA_MA1 BP33 MEM A A<1> 28 92
SA_MA2 BV36 MEM A A<2> 28 92
SA_MA3 BG34 MEM A A<3> 28 92
SA_MA4 BG32 MEM A A<4> 28 92
SA_MA5 BN32 MEM A A<5> 28 92
SA_MA6 BK32 MEM A A<6> 28 92
SA_MA7 BJ30 MEM A A<7> 28 92
SA_MA8 BN30 MEM A A<8> 28 92
SA_MA9 BF28 MEM A A<9> 28 92
SA_MA10 BH34 MEM A A<10> 28 92
SA_MA11 BH30 MEM A A<11> 28 92
SA_MA12 BJ28 MEM A A<12> 28 92
SA_MA13 BF40 MEM A A<13> 28 92
SA_MA14 BN28 MEM A A<14> 28 92
SA_MA15 BN25 MEM A A<15> 28 92


DDR SYSTEM MEMORY A

OMIT
U1000
ARRANDALE
BGA
(SYM 4 OF 11)


92 28 MEM B DQ<0> BA2 SB_DQ0
92 28 MEM B DQ<1> AW2 SB_DQ1
92 28 MEM B DQ<2> BD1 SB_DQ2
92 28 MEM B DQ<3> BE4 SB_DQ3
92 28 MEM B DQ<4> AY1 SB_DQ4
92 28 MEM B DQ<5> BC2 SB_DQ5
92 28 MEM B DQ<6> BF2 SB_DQ6
92 28 MEM B DQ<7> BH2 SB_DQ7
92 28 MEM B DQ<8> BG4 SB_DQ8
92 28 MEM B DQ<9> BG1 SB_DQ9
92 28 MEM B DQ<10> BR6 SB_DQ10
92 28 MEM B DQ<11> BR8 SB_DQ11
92 28 MEM B DQ<12> BJ4 SB_DQ12
92 28 MEM B DQ<13> BK2 SB_DQ13
92 28 MEM B DQ<14> BU9 SB_DQ14
92 28 MEM B DQ<15> BV10 SB_DQ15
92 28 MEM B DQ<16> BR10 SB_DQ16
92 28 MEM B DQ<17> BT12 SB_DQ17
92 28 MEM B DQ<18> BT15 SB_DQ18
92 28 MEM B DQ<19> BV15 SB_DQ19
92 28 MEM B DQ<20> BV12 SB_DQ20
92 28 MEM B DQ<21> BP12 SB_DQ21
92 28 MEM B DQ<22> BV17 SB_DQ22
92 28 MEM B DQ<23> BU16 SB_DQ23
92 28 MEM B DQ<24> BP15 SB_DQ24
92 28 MEM B DQ<25> BU19 SB_DQ25
92 28 MEM B DQ<26> BV22 SB_DQ26
92 28 MEM B DQ<27> BT22 SB_DQ27
92 28 MEM B DQ<28> BP19 SB_DQ28
92 28 MEM B DQ<29> BV19 SB_DQ29
92 28 MEM B DQ<30> BV20 SB_DQ30
92 28 MEM B DQ<31> BT20 SB_DQ31
92 28 MEM B DQ<32> BT48 SB_DQ32
92 28 MEM B DQ<33> BV48 SB_DQ33
92 28 MEM B DQ<34> BV50 SB_DQ34
92 28 MEM B DQ<35> BP49 SB_DQ35
92 28 MEM B DQ<36> BT47 SB_DQ36
92 28 MEM B DQ<37> BV52 SB_DQ37
92 28 MEM B DQ<38> BV54 SB_DQ38
92 28 MEM B DQ<39> BT54 SB_DQ39
92 28 MEM B DQ<40> BP53 SB_DQ40
92 28 MEM B DQ<41> BU53 SB_DQ41
92 28 MEM B DQ<42> BT59 SB_DQ42
92 28 MEM B DQ<43> BT57 SB_DQ43
92 28 MEM B DQ<44> BP56 SB_DQ44
92 28 MEM B DQ<45> BT55 SB_DQ45
92 28 MEM B DQ<46> BU60 SB_DQ46
92 28 MEM B DQ<47> BV59 SB_DQ47
92 28 MEM B DQ<48> BV61 SB_DQ48
92 28 MEM B DQ<49> BP60 SB_DQ49
92 28 MEM B DQ<50> BR66 SB_DQ50
92 28 MEM B DQ<51> BR64 SB_DQ51
92 28 MEM B DQ<52> BR62 SB_DQ52
92 28 MEM B DQ<53> BT61 SB_DQ53
92 28 MEM B DQ<54> BN68 SB_DQ54
92 28 MEM B DQ<55> BL69 SB_DQ55
92 28 MEM B DQ<56> BJ71 SB_DQ56
92 28 MEM B DQ<57> BF70 SB_DQ57
92 28 MEM B DQ<58> BG71 SB_DQ58
92 28 MEM B DQ<59> BC67 SB_DQ59
92 28 MEM B DQ<60> BK70 SB_DQ60
92 28 MEM B DQ<61> BK67 SB_DQ61
92 28 MEM B DQ<62> BD71 SB_DQ62
92 28 MEM B DQ<63> BD69 SB_DQ63
92 30 MEM B BA<0> BV43 SB_BS0
92 30 MEM B BA<1> BV41 SB_BS1
92 30 MEM B BA<2> BV24 SB_BS2
92 30 MEM B CAS L BU46 SB_CAS*
92 30 MEM B RAS L BT40 SB_RAS*
92 30 MEM B WE L BT41 SB_WE*

DDR SYSTEM MEMORY B

SB_CK0 BU33 MEM B CLK P<0> 30 92
SB_CK0* BV34 MEM B CLK N<0> 30 92
SB_CKE0 BT26 MEM B CKE<0> 30 92
SB_CK1 BV38 MEM B CLK P<1> 30 92
SB_CK1* BU39 MEM B CLK N<1> 30 92
SB_CKE1 BT24 MEM B CKE<1> 30 92
SB_CS0* BP46 MEM B CS L<0> 30 92
SB_CS1* BT43 MEM B CS L<1> 30 92
SB_ODT0 BV45 MEM B ODT<0> 30 92
SB_ODT1 BU49 MEM B ODT<1> 30 92
SB_DM0 BB4 MEM B DM<0> 29 30 92
SB_DM1 BL4 MEM B DM<1> 29 92
SB_DM2 BT13 MEM B DM<2> 29 92
SB_DM3 BP22 MEM B DM<3> 29 92
SB_DM4 BV47 MEM B DM<4> 29 92
SB_DM5 BV57 MEM B DM<5> 29 92
SB_DM6 BU65 MEM B DM<6> 29 92
SB_DM7 BF67 MEM B DM<7> 29 92
SB_DQS0* BE2 MEM B DOS N<0> 29 30 92
SB_DQS1* BM3 MEM B DOS N<1> 29 92
SB_DQS2* BU12 MEM B DOS N<2> 29 92
SB_DQS3* BT19 MEM B DOS N<3> 29 92
SB_DQS4* BT52 MEM B DOS N<4> 29 92
SB_DQS5* BV55 MEM B DOS N<5> 29 92
SB_DQS6* BU63 MEM B DOS N<6> 29 92
SB_DQS7* BG69 MEM B DOS N<7> 29 92
SB_DQS0 BD4 MEM B DOS P<0> 29 30 92
SB_DQS1 BN4 MEM B DOS P<1> 29 92
SB_DQS2 BV13 MEM B DOS P<2> 29 92
SB_DQS3 BT17 MEM B DOS P<3> 29 92
SB_DQS4 BT50 MEM B DOS P<4> 29 92
SB_DQS5 BU56 MEM B DOS P<5> 29 92
SB_DQS6 BV62 MEM B DOS P<6> 29 92
SB_DQS7 BJ69 MEM B DOS P<7> 29 92
SB_MA0 BT34 MEM B A<0> 30 92
SB_MA1 BP30 MEM B A<1> 30 92
SB_MA2 BV29 MEM B A<2> 30 92
SB_MA3 BU30 MEM B A<3> 30 92
SB_MA4 BV31 MEM B A<4> 30 92
SB_MA5 BT33 MEM B A<5> 30 92
SB_MA6 BT31 MEM B A<6> 30 92
SB_MA7 BP26 MEM B A<7> 30 92
SB_MA8 BV27 MEM B A<8> 30 92
SB_MA9 BT27 MEM B A<9> 30 92
SB_MA10 BU42 MEM B A<10> 30 92
SB_MA11 BU26 MEM B A<11> 30 92
SB_MA12 BT29 MEM B A<12> 30 92
SB_MA13 BT45 MEM B A<13> 30 92
SB_MA14 BV26 MEM B A<14> 30 92
SB_MA15 BU23 MEM B A<15> 30 92










CPU Power On Configuration (POC) Straps

Intel recommends all option straps should be provided in layout

101 74 71 40 26 25 15 13 12 10 7 6 PPCPUVTT SC




NOTE: BOM Configurations should not call out CPUPOCnU/D BOMOPTIONS directly.
Instead call out appropriate BOM GROUP defined in tables above.

3x 1uF 0402

Place on bottom side of U1000.

Place on bottom side of U1000.






VCAP0 (CPU BSC Package) DECOUPLING

12x 1uF 0402

PLACEMENT_NOTE (C1700-C1711):

Place on bottom side of U1000.




VCAP1 (CPU BSC Package) DECOUPLING

12x 1uF 0402


PLACEMENT_NOTE (C1712-C1723):

Place on bottom side of U1000.




Memory (CPU VCCDDR) DECOUPLING

5x 1uF 0402



NOTE: 19x 1uF 0402 caps per Apple SI for CMD and CNTRL lines.




NOTE: 3x 330uF 6 mOhm caps to be shared between CPU and SO-DIMMs. 2x330uF on CSA73. DG recommends 2x 22uF at SO_DIMM not provided. Decoupling caps at SO-DIMMs on CSA 29 and CSA 31.




PLL (CPU VCCSFR) DECOUPLING

1x 22uF 0805, 1x 4.7uF 0603





DDR Clock (CPU VDDQ_CK) DECOUPLING


1x 1uF 0402





SYNC MASTER=K17_REF		SYNC DATE=06/24/2009	
PAGE TITLE		CPU Non-GFX Decoupling (2 of 2)	
		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	17 OF 132
		SHEET	16 OF 103

















SYNC MASTER=T22 MLB		SYNC DATE=03/26/2009	
PAGE TITLE			
PCH Grounds			
	Apple Inc.		DRAWING NUMBER
			SIZE
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED		23 OF 132	
		SHEET	
		22 OF 103	






GFX (CPU VCCAXG) DECOUPLING

3x 330uF 6 mOhm (2 stuffed), 3x 22uF 0603, 16x 1uF 0402


PLACEMENT_NOTE (C2500-C2506):

Place on bottom side of U1000.



PLACEMENT_NOTE (C2524-C2539):

Place on bottom side of U1000.




VCAP2 (CPU BSC Package) DECOUPLING


5x 1uF 0402

PLACEMENT_NOTE (C2510-C2514):

Place on bottom side of U1000.




Design recommendations from Calpella Small Form Factor Design Guide Rev 1.5 (doc #407364) table 2-34 and Calpella Small Form F actor Schematic Check List Rev 1.1 (doc #395914) table 3.26.



Design recommendations from Calpella Design Guide Rev 1.5 (doc #398905) Section 3.25.3 tables 161 and 162.

Current numbers from Ibox Peak EDS Spec Update rev 0.71, doc #386904 (Table 8-3). Pre-Silicon Mobile Estimates.


SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
PAGE TITLE			
CPU/PCH GFX Decoupling			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	25 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	24 OF 103
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






8 7 6 5 4 3 2 1

D
C
B
A




8 7 6 5 4 3 2 1


SYNC MASTER=K17 REF		SYNC DATE=05/19/2009	
PAGE TITLE			
Clock (CK505)			
 Apple Inc.	DRAWING NUMBER		SIZE
	REVISION		D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		27 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		26 OF 103	




Platform Reset Connections
Unbuffered




Buffered




PCH RTC Crystal




PCH 25MHz Crystal




Caesar II (ENET) 25MHz Crystal




Ethernet WAKE# Isolation



PCH S0 PWRGD



PCH Reset Button




PAGE TITLE		SYNC DATE=06/17/2009	
Chipset Support		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	28 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	27 OF 103
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Page Notes


Power aliases required by this page:
- =PP1V5_S0_MEM_A
- =PP1V5_S3_MEM_A
- =PP0V75_S0_MEM_VTT_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)
Signal aliases required by this page:
- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA
ROM options provided by this page:
(NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)



"Factory" (top) slot

SYNC MASTER=K17 REF		SYNC DATE=05/13/2009	
PAGE TITLE			
DDR3 SO-DIMM Connector A			
DRAWING NUMBER		SIZE	
D		D	
REVISION		BRANCH	
PAGE		SHEET	
29 OF 132		28 OF 103	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			





Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_B
- =PP1V5_S3_MEM_B
- =PP0V75_S0_MEM_VTT_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_S0DIMM_SCL
- =I2C_S0DIMM_SDA

BOM options provided by this page:

(NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

73 68 31 28 7 PP1V5 S3

D

D

C


C

B

B

A

A



"Expansion" (bottom) slot


SYNC MASTER=K17.WFERRY		SYNC DATE=06/09/2009	
PAGE TITLE		DDR3 SO-DIMM Connector B	
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	31 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	30 OF 103
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
to	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=K18 MLB

SYNC DATE=10/14/2009

CPU Memory S3 Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE


SHEET

SIZE

D

32 OF 132

31 OF 103



Page Notes

Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PPVTDDR_S3_DDR_BUF

Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
VREFMRGN - Stuffs VREF Margining Circuitry.
VREFMRGN_NOT - Bypasses VREF Margining Circuitry.

Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3303,R3305		VREFMRGN_NOT
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3309,R3311		VREFMRGN_NOT

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value			0.75V (DAC: 0x3A)		1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:			0.300V - 1.200V (+/- 450mV)		1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:			0.000V - 1.501V (0x00 - 0x74)		0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:			+3.4mA - -3.4mA (- = sourced)		+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:			7.69mV / step @ output		8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=K17 WFERRY

SYNC DATE=06/09/2009

FSD/DDR3/FRAMEBUF Vref Margining

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

33 OF 132

SIZE

32 OF 103



C

B

A |

EXPRESSCARD/34 FLEX CONNECTOR

D

D

C


C

B


B

A

A




SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
ExpressCard Connector		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	35 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	34 OF 103
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are Non removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2 and 3 are non Removable

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0720	2	IC,ASBP,USB2.0_HUB_CNTRL,4 PRT,36QFN	U3600,U3700	CRITICAL	USBHUB_2514
338S0824	2	IC,USB2514B,USB 2.0_HUB_CNTRL,4 PRT,36QFN	U3600,U3700	CRITICAL	USBHUB_2514B
338S0721	2	IC,USB2061,USB 2.0_HUB_CNTRL,4 PRT,36QFN	U3600,U3700	CRITICAL	USBHUB_2061

BOM_GROUP	BOM_OPTIONS
HUB1_ALLREM	HUB1_NONREM1_0,HUB1_NONREM0_0
HUB1_1NONREM	HUB1_NONREM1_0,HUB1_NONREM0_1
HUB1_2NONREM	HUB1_NONREM1_1,HUB1_NONREM0_0
HUB1_3NONREM	HUB1_NONREM1_1,HUB1_NONREM0_1

PAGE TITLE		DRAWING NUMBER		SIZE
USB HUB 1				D
 Apple Inc.		REVISION		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I WILL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE 36 OF 132		
		SHEET 35 OF 103		


USB HUB-2




	SEL1	SEL0	DESCRIPTION
K17/K18 configuration:	0	0	Internal Default with Self powered Operation
	0	1	SMBUS Slave Config
	1	0	Internal Default with Bus powered Operation
	1	1	EEPROM Supported

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable


BOM GROUP	BOM OPTIONS
HUB2_ALLREM	HUB2_NONREM1_0 , HUB2_NONREM0_0
HUB2_1NONREM	HUB2_NONREM1_0 , HUB2_NONREM0_1
HUB2_2NONREM	HUB2_NONREM1_1 , HUB2_NONREM0_0
HUB2_3NONREM	HUB2_NONREM1_1 , HUB2_NONREM0_1

PAGE TITLE		DRAWING NUMBER		SIZE
SYNC MASTER=K18 MLB SYNC DATE=10/09/2009 USB HUB 2		REVISION		D
 Apple Inc.				
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I/IT NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I/ALL RIGHTS RESERVED		PAGE 37 OF 132 SHEET 36 OF 103		



PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation. (Required ROM size TBD)



NOTE: Pull-down on S0 plus internal pull-ups on other 3 SPI pins configures BCM57765 for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change.
NOTE: BCM5764M requires SI pull-down instead of SO.

BCM5764M pin-function

- 60-ENERGY_DET
- 13-WAKE*
- 53-VMAN_PRSENT
- 59-SMB_CLK
- 58-SMB_DATA
- 54-VAUX_PRSENT
- 16-VDDIO
- 20-XTALVDDH
- 55-VDDC
- 17-VDDC
- 14-VDDC
- 06-VDDC
- 26-PCIE_VDDL

BCM5764M Support

All parts below BOMOPTIONED BCM5764M

BCM57765	BCM5764M	BCM57765	BCM5764M
R3980	0	R3980	0
R3981	0	R3981	0
R3982	1K	R3982	1K
R3983	4.7K	R3983	4.7K
R3984	4.7K	R3984	4.7K
R3985	1K	R3985	1K
R3986	0	R3986	0
R3987	0	R3987	0
R3988	0	R3988	0
R3989	0	R3989	0
R3990	0	R3990	0
R3997	0	R3997	0
R3998	0	R3998	0
R3999	0	R3999	0

SYNC MASTER=K18 MLB

SYNC DATE=10/28/2009

Ethernet PHY (Caesar II/IV)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET


39 OF 132


37 OF 103



Power aliases required by this page: (NONE)
Signal aliases required by this page: (NONE)
BOM options provided by this page: (NONE)







SYNC MASTER=K20A_MLB		SYNC DATE=03/26/2009	
PAGE TITLE			
FireWire LLC/PHY (FW643)			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	41 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	39 OF 103
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




```
Power aliases required by this page:
- =PPBUS_S5_FWPWRSW (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)
```

```
Signal aliases required by this page:
(NONE)
```

```
BOM options provided by this page:
- FW_PORT_FAULT_PU
```




SYNC MASTER=K20A MLB		SYNC DATE=03/26/2009	
PAGE TITLE			
FireWire Port Power			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




FireWire PHY Config Straps

1394b implementation based on Apple
FireWire Design Guide (FWDG 0.6, 5/14/03)

- Port "1" Bilingual (1394B)



AS TI PHYs require 1uF even though FW spec calls out 0.33uF



BREF should be
ground for sp


514S0605


```
ESD_HOT=TRUE
PLACE_NEAR=J4310.5:3mm
```

AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection





SYNCH MASTER-K20A MLB		SYNCH DATE=03/26/2009	
PAGE TITLE			
SATA Connectors			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		45 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		42 OF 103	





Port Power Switch

Left USB Port A






USB/SMC Debug Mux



Left USB Port B


SYNC MASTER=K17.WFERRY		SYNC DATE=06/09/2009	
External USB Connectors		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	43 OF 103
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			








C


D




SMC Reset "Button" / Brownout Detect




SMC AVREF Supply




SMC Crystal Circuit




System (Sleep) LED Circuit



CPU PM_EXTTS_L / MEM_EVENT_L Level Shifting





SMC FSB to 3.3V Level Shifting




SMC G3Hot 32kHz Oscillator

To support timed wake-up events in G3Hot




Debug Power "Buttons"




PAGE TITLE		PAGE NUMBER	
SMC Support		50 OF 132	
Apple Inc.		47 OF 103	
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I NOT TO REPRODUCE OR COPY IT	
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		I V ALL RIGHTS RESERVED	




LPC+SPI Connector





SPI Bus Series Termination





EFI Debug ROM




SYNC_MASTER=T22_MLB		SYNC_DATE=03/30/2009	
PAGE TITLE			
LPC+SPI Debug Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	51 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	48 OF 103
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K17 WFERRY		SYNC DATE=05/20/2009	
PAGE TITLE			
K17 SMBus Connections			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			52 OF 132
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED			49 OF 103






SYNC MASTER=K17_CHENGD		SYNC DATE=06/04/2009	
PAGE TITLE		Current Sensing	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	54 OF 132
		SHEET	51 OF 103




CPU Proximity/CPU Die/PCH Proximity/Battery Charger Proximity



Note: EMC1414 can perform Beta Compensation for External Diode 1 only

GPU Proximity/GPU Die/Left Heat Pipe/Right Fin Stack



SYNC MASTER=K17_CHENG		SYNC DATE=07/08/2009	
PAGE TITLE		Thermal Sensors	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	52 OF 103
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



D

D

C



C


B

B

A

A




SYNC MASTER=K20A_MLB		SYNC DATE=03/26/2009	
PAGE TITLE			
Fan Connectors			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	56 OF 132
		SHEET	53 OF 103



PSOC USB CONTROLLER

USB INTERFACES TO MLBACKPAD PICK BUTTONS
SPI HOST TO Z2
KEYBOARD SCANNER






BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED

IPD FLEX CONNECTOR



Keyboard LED Driver


To detect Keyboard backlight, SMC will tristate SMC_SYS_KBDLED:
LOW = keyboard backlight present
HIGH= keyboard backlight not present
BOM OPTION: KBDLED_YES
R5853 ALWAYS PRESENT




SYNC MASTER=K17.WFERRY		SYNC DATE=06/09/2009	
PAGE TITLE		WELLSPRING 2	
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	58 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	55 OF 103
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Analog SMS


R5921 PULLS UP SMS_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC





Desired orientation when placed on board top-side:




Circle indicates pin 1 location when placed in correct orientation




SYNC MASTER=K17 CHENGD		SYNC DATE=07/08/2009	
PAGE TITLE			
DEBUG SENSORS AND ADC			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		60 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		57 OF 103	
IV ALL RIGHTS RESERVED			




SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
PAGE TITLE			
SPI ROM			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREBIS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		61	OF 132
SHEET		58	OF 103

AUDIO CODEC APPLE P/N 353S2592




AUDIO 4.5V REGULATOR APPLE P/N 353S2234





DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS




PAGE TITLE		PAGE DATE=05/30/2009	
AUDIO:CODEC		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	59 OF 103
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PAGE TITLE		SYNC DATE=05/30/2009	
AUDIO: LINE IN		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	63 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 103
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



5X MONO SPEAKER AMPLIFIERS (SSM2315)
 APN: 353S2500
 GAIN = +6 DB
 FC (SPEAKERS BL/BR) = ~737 HZ
 FC (SPEAKERS FL/FR/LFE) = ~90 HZ





AUDIO JACK 1 LO/HP JACK, SPDIF TX


MIC CONNECTOR
APN: 518S0520

SPEAKER CONNECTORS
APN: 518S0521

AUDIO JACK 2 LINE IN JACK, SPDIF RX

APN: 518S0672

SYNC MASTER=K17 LENGU		SYNC DATE=11/24/2009	
PAGE TITLE		AUDIO: JACKS	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	67 OF 132
		SHEET	63 OF 103




"MIKEY"/EXTERNAL MICROPHONE

CODEC OUTPUT SIGNAL PATHS


FUNCTION	VOLUME/MUTE	CONVERTER	PIN COMPLEX	MAC OS SHDN	WIN SHDN	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	N/A	0X09 (A)
SPEAKERS BL/BR	0X02 (2)	0X02 (2)	0X09 (9,V23)	GPIO_2	N/A	N/A
SPEAKERS FL/FR	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_2	GPIO_3	N/A
SPEAKER LFE	0X03 (3)	0X03 (3)	0X0A (10,D)	GPIO_2	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0x10 (16)	N/A	N/A	0X0D (B)

CODEC INPUT SIGNAL PATHS


FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X12 (12,C)	N/A	0X12 (C)
SPDIF IN	0X07 (7)	0x0F (15)	N/A	N/A
INTERNAL MIC	0X06 (6)	0X0D (13,B,RIGHT)	MICBIAS (80%)	N/A
EXTERNAL MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY




PORT C DETECT (LINE IN)



EXTRACTION NOTIFICATION CKT




INTERNAL MICROPHONE



PAGE TITLE		SYNC DATE=05/30/2009	
AUDIO: JACK TRANSLATORS		DRAWING NUMBER	
Apple Inc.		SIZE	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		68 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		64 OF 103	




MagSafe DC Power Jack




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator




Battery Connector




BIL Connector




SYNC MASTER=K17 REF		SYNC DATE=04/29/2009	
PAGE TITLE		DC-In & Battery Connectors	
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	69 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	65 OF 103
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






DCBA



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S1177	2	IND, PWR, 0.36uH, 1.0SMO, 12x10x4mm	L7415, L7425	CRITICAL	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S1177	2	IND, PWR, 0.36uH, 1.0SMO, 12x10x4mm	L7415, L7425	CRITICAL	

SYNCH MASTER-K18 POWER		SYNCH DATE=06/29/2009	
PAGE TITLE			
CPU IMVP VCore Regulator			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	74 OF 132
		SHEET	69 OF 103

C

D |


C |


B

A |




CPU VTT (1.05V S0) Regulator




SYNC MASTER=T22_MLB		SYNC DATE=03/26/2009	
PAGE TITLE			
CPUVTT (1.05V) Power Supply			
 Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	76 OF 132
		SHEET	71 OF 103




1.8V S0 Regulator



FW 10V Boost Regulator




1.5V S0 Regulator




1.05V S5 LDO


Ibex Peak-M requires JTAG pull-ups to be powered at 1.05V in S5. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.





1.2V ENET Regulator



1.05V to 1.0V FW Drop




SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 77 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET 72 OF 103	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



SYNC MASTER=K17 WFERRY

SYNC DATE=06/09/2009

Power Control

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

79 OF 132

REVISION

74 OF 103



8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:

- =PPIV2_GPU_PEX_PL1XVDD
- =PPIV2_GPU_PEX_I0VDDQ
- =PPIV2_GPU_PEX_I0VDD

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

82 80 77 75 51 7 6
PPIV05_S0GPU
PPIV05_S0GPU
PPIV05_S0GPU

PEX 1.05V Current = 2A

250mA

1500mA

120 mA: GT216 A01 DG v3 01/09

100NH-700MA-0.140HM

PPIV05_GPU_PEX_PL1VDD F

MIN LINE WIDTH=0.25 mm

MIN NECK WIDTH=0.25 mm

VOLTAGE=1.05V

0603

1 100F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

2 20F

PEG R2D C P<0> C8020 0.1uF 1 2
PEG R2D C N<0> C8021 0.1uF 1 2
PEG R2D C P<1> C8022 0.1uF 1 2
PEG R2D C N<1> C8023 0.1uF 1 2
PEG R2D C P<2> C8024 0.1uF 1 2
PEG R2D C N<2> C8025 0.1uF 1 2
PEG R2D C P<3> C8026 0.1uF 1 2
PEG R2D C N<3> C8027 0.1uF 1 2
PEG R2D C P<4> C8028 0.1uF 1 2
PEG R2D C N<4> C8029 0.1uF 1 2
PEG R2D C P<5> C8030 0.1uF 1 2
PEG R2D C N<5> C8031 0.1uF 1 2
PEG R2D C P<6> C8032 0.1uF 1 2
PEG R2D C N<6> C8033 0.1uF 1 2
PEG R2D C P<7> C8034 0.1uF 1 2
PEG R2D C N<7> C8035 0.1uF 1 2
PEG R2D C P<8> C8036 0.1uF 1 2
PEG R2D C N<8> C8037 0.1uF 1 2
PEG R2D C P<9> C8038 0.1uF 1 2
PEG R2D C N<9> C8039 0.1uF 1 2
PEG R2D C P<10> C8040 0.1uF 1 2
PEG R2D C N<10> C8041 0.1uF 1 2
PEG R2D C P<11> C8042 0.1uF 1 2
PEG R2D C N<11> C8043 0.1uF 1 2
PEG R2D C P<12> C8044 0.1uF 1 2
PEG R2D C N<12> C8045 0.1uF 1 2
PEG R2D C P<13> C8046 0.1uF 1 2
PEG R2D C N<13> C8047 0.1uF 1 2
PEG R2D C P<14> C8048 0.1uF 1 2
PEG R2D C N<14> C8049 0.1uF 1 2
PEG R2D C P<15> C8050 0.1uF 1 2
PEG R2D C N<15> C8051 0.1uF 1 2

EG RESET L R8020 1 0 2
GPU RESET R L
PEX CLKREQ L R8021 1 0 2
GPU CLKREQ R L

PP3V3_S0GPU R8021 1 0 2
GPU RESET R L

PP3V3_S0GPU R8012 1 0 2
GPU RESET R L

PP3V3_S0GPU R8013 1 0 2
GPU RESET R L

OMIT

U8000
NV-GT216
BGA
(1 OF 9)

PEG D2R P<0> C8055 0.1uF 1 2
PEG D2R N<0> C8056 0.1uF 1 2
PEG D2R P<1> C8057 0.1uF 1 2
PEG D2R N<1> C8058 0.1uF 1 2
PEG D2R P<2> C8059 0.1uF 1 2
PEG D2R N<2> C8060 0.1uF 1 2
PEG D2R P<3> C8061 0.1uF 1 2
PEG D2R N<3> C8062 0.1uF 1 2
PEG D2R P<4> C8063 0.1uF 1 2
PEG D2R N<4> C8064 0.1uF 1 2
PEG D2R P<5> C8065 0.1uF 1 2
PEG D2R N<5> C8066 0.1uF 1 2
PEG D2R P<6> C8067 0.1uF 1 2
PEG D2R N<6> C8068 0.1uF 1 2
PEG D2R P<7> C8069 0.1uF 1 2
PEG D2R N<7> C8070 0.1uF 1 2
PEG D2R P<8> C8071 0.1uF 1 2
PEG D2R N<8> C8072 0.1uF 1 2
PEG D2R P<9> C8073 0.1uF 1 2
PEG D2R N<9> C8074 0.1uF 1 2
PEG D2R P<10> C8075 0.1uF 1 2
PEG D2R N<10> C8076 0.1uF 1 2
PEG D2R P<11> C8077 0.1uF 1 2
PEG D2R N<11> C8078 0.1uF 1 2
PEG D2R P<12> C8079 0.1uF 1 2
PEG D2R N<12> C8080 0.1uF 1 2
PEG D2R P<13> C8081 0.1uF 1 2
PEG D2R N<13> C8082 0.1uF 1 2
PEG D2R P<14> C8083 0.1uF 1 2
PEG D2R N<14> C8084 0.1uF 1 2
PEG D2R P<15> C8085 0.1uF 1 2
PEG D2R N<15> C8086 0.1uF 1 2

PEX_TSTCLK_OUT A117 PEX_TSTCLK P
PEX_TSTCLK_OUT* A118 PEX_TSTCLK N
PEX_TERM PD AG21 PEX_TERM PD
PEX_SVDD_3V3 AG19 PEX_SVDD_3V3

C8013 4.7uF 1 0 2
C8012 0.1uF 1 0 2

NO STUFF R8012 1 0 2
PP3V3R1V05_GPU_PEX_SVDD

NO STUFF R8013 1 0 2
PP3V3R1V05_GPU_PEX_SVDD

SYNC MASTER=K18 MLB		SYNC DATE=06/29/2009	
PAGE TITLE			
NV GT216 PCI-E			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	80 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	75 OF 103
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:

- =PPVCORE_GPU

- =PPIV8_GPU_FBVDDQ

Signal aliases required by this page:






(NONE)

BOM options provided by this page:

(NONE)

PPVCORE_GPU


???A @ ???MHz Core/Mem Clk for VDD



PPIV8_S0GPU_ISNS

Nvidia PRD for GB-128 uses 4x4.7uF, 8x0.47uF, 16x0.1uF

???A @ ???MHz 1.8V GDDR3

U8000
NV-GT216
BGA
(9 OF 9)

OMIT

L11
L12
L13
L14
L15
L16
L17
L18
L19
L20
L21
L22
L23
L24
L25
M12
M14
M16
M18
M20
M22
M24
P11
P13
P15
P17
P19
P21
P23
P25
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
T12
T14
T16
T18
T20
T22
T24
V11
V13
V15
V17

VDD

VDD

OMIT

U8000
NV-GT216
BGA
(7 OF 9)B18
J17
U27
AB27
AC27
AD27
AE27
AT28
E21
G8
G9
G17
G18
G22
H29
J14
J15
J16

FBVDDQ

FBVDDQ

J20
J21
J22
J23
J24
J29
N27
P27
R27
T27
U29
V27
V29
V34
W27
Y27
AA27
AA29
AA31U8000
NV-GT216
BGA
(8 OF 9)

OMIT

B3
B6
B9
B12
B15
B21
B24
B27
B30
B33
C2
C34
E6
E9
E12
E15
E18
E24
E27
E30
E33
F2
F5
F31
F34
J2
J5
J31
J34
M2
M5
M11
M13
M15
M17
M19
M21
M23
M25
M31
M34
M37
N12
N13
N14
N15
N16
N17
N18
N19
N20
N21
N22
N23
N24
N25
P12
P14
P16
P18
P20
P22
P24
R2
R5
R31
R34
T11
T13
T15
T17
T19
T21
T23
T25
U11
U12
U13
U14
U15
U16
U17
U18
U19
U20
U21
U22
U23
U24
U25
V2
V5
V9
V12
V14
V16

GND

GND

V18
V20
V22
V24
V31
Y11
Y13
Y15
Y17
Y19
Y21
Y23
Y25
AA2
AA5
AA11
AA12
AA13
AA14
AA15
AA16
AA17
AA18
AA19
AA20
AA21
AA22
AA23
AA24
AA25
AA34
AB12
AB14
AB16
AB18
AB20
AB22
AB24
AC9
AD2
AD5
AD11
AD13
AD15
AD17
AD21
AD23
AD25
AD31
AD34
AE11
AE12
AE13
AE14
AE15
AE16
AE17
AE18
AE19
AE20
AE21
AE22
AE23
AE24
AE25
AG2
AG5
AG31
AG34
AK2
AK5
AK33
AK31
AK34
AL6
AL9
AL12
AL15
AL18
AL21
AL24
AL27
AL30
AN2
AN34
AP3
AP6
AP9
AP12
AP15
AP18
AP21
AP24
AP27
AP30
K9
AK14

8

7

6


5

4

3

2

1

SYNC_MASTER=GT216		SYNC_DATE=03/26/2009	
PAGE TITLE			
NV GT216 CORE/FB POWER			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	81 OF 132
SHEET	76 OF 103		



8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:

- =PP1V2_GPU_FBPLLAVDD
- =PP1V8_GPU_FBIO

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

OMIT

U8000

NV-GT216

BGA

(3 OF 9)

78	FB A DQ<0>	L32	FBA_D00	FBA_CMD0	V32	FB A LMA<4>	78	98
78	FB A DQ<1>	N33	FBA_D01	FBA_CMD1	W31	FB A RAS L	78	98
78	FB A DQ<2>	L33	FBA_D02	FBA_CMD2	U31	FB A LMA<5>	78	98
78	FB A DQ<3>	N34	FBA_D03	FBA_CMD3	Y32	FB A BA<1>	78	98
78	FB A DQ<4>	N35	FBA_D04	FBA_CMD4	AB35	FB A UMA<2>	78	98
78	FB A DQ<5>	P35	FBA_D05	FBA_CMD5	AB34	FB A UMA<4>	78	98
78	FB A DQ<6>	P33	FBA_D06	FBA_CMD6	W35	FB A UMA<3>	78	98
78	FB A DQ<7>	P34	FBA_D07	FBA_CMD7	W33	FB A UCCKE	78	98
78	FB A DQ<8>	K35	FBA_D08	FBA_CMD8	W30	FB A UCS0 L	78	98
78	FB A DQ<9>	K33	FBA_D09	FBA_CMD9	T34	FB A MA<11>	78	98
78	FB A DQ<10>	K34	FBA_D10	FBA_CMD10	T35	FB A LCAS L	78	98
78	FB A DQ<11>	H33	FBA_D11	FBA_CMD11	AB31	FB A WE L	78	98
78	FB A DQ<12>	G34	FBA_D12	FBA_CMD12	Y30	FB A BA<0>	78	98
78	FB A DQ<13>	G33	FBA_D13	FBA_CMD13	Y34	FB A UMA<5>	78	98
78	FB A DQ<14>	E34	FBA_D14	FBA_CMD14	W32	FB A MA<12>	78	98
78	FB A DQ<15>	E33	FBA_D15	FBA_CMD15	AA30	FB A DRAM RST	78	98
78	FB A DQ<16>	G31	FBA_D16	FBA_CMD16	AA32	FB A MA<7>	78	98
78	FB A DQ<17>	F30	FBA_D17	FBA_CMD17	Y33	FB A MA<10>	78	98
78	FB A DQ<18>	G30	FBA_D18	FBA_CMD18	U32	FB A LCKE	78	98
78	FB A DQ<19>	G32	FBA_D19	FBA_CMD19	Y31	FB A MA<0>	78	98
78	FB A DQ<20>	K30	FBA_D20	FBA_CMD20	U34	FB A MA<9>	78	98
78	FB A DQ<21>	K32	FBA_D21	FBA_CMD21	Y35	FB A MA<6>	78	98
78	FB A DQ<22>	H30	FBA_D22	FBA_CMD22	W34	FB A LMA<2>	78	98
78	FB A DQ<23>	K31	FBA_D23	FBA_CMD23	W30	FB A MA<8>	78	98
78	FB A DQ<24>	L31	FBA_D24	FBA_CMD24	U35	FB A LMA<3>	78	98
78	FB A DQ<25>	L30	FBA_D25	FBA_CMD25	U30	FB A MA<1>	78	98
78	FB A DQ<26>	M32	FBA_D26	FBA_CMD26	U33	NC FBA MA<13>	81	
78	FB A DQ<27>	N30	FBA_D27	FBA_CMD27	AB30	FB A BA<2>	78	98
78	FB A DQ<28>	M30	FBA_D28	FBA_CMD28	AB33	NC FB A UCS1 L	81	
78	FB A DQ<29>	P31	FBA_D29	FBA_CMD29	T33	FB A LCS0 L	78	98
78	FB A DQ<30>	R32	FBA_D30	FBA_CMD30	W29	NC FB A LCS1 L	81	
78	FB A DQ<31>	R30	FBA_D31	FBA_CMD31	T32	FB A CLK P<0>	78	98
78	FB A DQ<32>	AG30	FBA_D32	FBA_CMD32	T31	FB A CLK N<0>	78	98
78	FB A DQ<33>	AG32	FBA_D33	FBA_CMD33	AC31	FB A CLK P<1>	78	98
78	FB A DQ<34>	AH31	FBA_D34	FBA_CMD34	AC30	FB A CLK N<1>	78	98
78	FB A DQ<35>	AF31	FBA_D35	FBA_CMD35	AC30	FB A CLK N<1>	78	98
78	FB A DQ<36>	AF30	FBA_D36	FBA_CMD36	AC30	FB A CLK N<1>	78	98
78	FB A DQ<37>	AF30	FBA_D37	FBA_CMD37	AC30	FB A CLK N<1>	78	98
78	FB A DQ<38>	AC32	FBA_D38	FBA_CMD38	AC32	FB A DOM L<2>	78	98
78	FB A DQ<39>	AD30	FBA_D39	FBA_CMD39	AD30	FB A DOM L<3>	78	98
78	FB A DQ<40>	AH33	FBA_D40	FBA_CMD40	AH33	FB A DOM L<4>	78	98
78	FB A DQ<41>	AL31	FBA_D41	FBA_CMD41	AL31	FB A DOM L<5>	78	98
78	FB A DQ<42>	AL33	FBA_D42	FBA_CMD42	AL33	FB A DOM L<6>	78	98
78	FB A DQ<43>	AL33	FBA_D43	FBA_CMD43	AL33	FB A DOM L<7>	78	98
78	FB A DQ<44>	AK30	FBA_D44	FBA_CMD44	AK30	FB A DOM L<7>	78	98
78	FB A DQ<45>	AK32	FBA_D45	FBA_CMD45	AK32	FB A DOM L<7>	78	98
78	FB A DQ<46>	AM30	FBA_D46	FBA_CMD46	AM30	FB A DOM L<7>	78	98
78	FB A DQ<47>	AH30	FBA_D47	FBA_CMD47	AH30	FB A DOM L<7>	78	98
78	FB A DQ<48>	AH33	FBA_D48	FBA_CMD48	AH33	FB A DOM L<7>	78	98
78	FB A DQ<49>	AH35	FBA_D49	FBA_CMD49	AH35	FB A DOM L<7>	78	98
78	FB A DQ<50>	AH34	FBA_D50	FBA_CMD50	AH34	FB A DOM L<7>	78	98
78	FB A DQ<51>	AH32	FBA_D51	FBA_CMD51	AH32	FB A DOM L<7>	78	98
78	FB A DQ<52>	AI33	FBA_D52	FBA_CMD52	AI33	FB A DOM L<7>	78	98
78	FB A DQ<53>	AI35	FBA_D53	FBA_CMD53	AI35	FB A DOM L<7>	78	98
78	FB A DQ<54>	AM34	FBA_D54	FBA_CMD54	AM34	FB A DOM L<7>	78	98
78	FB A DQ<55>	AM35	FBA_D55	FBA_CMD55	AM35	FB A DOM L<7>	78	98
78	FB A DQ<56>	AF33	FBA_D56	FBA_CMD56	AF33	FB A DOM L<7>	78	98
78	FB A DQ<57>	AE32	FBA_D57	FBA_CMD57	AE32	FB A DOM L<7>	78	98
78	FB A DQ<58>	AE34	FBA_D58	FBA_CMD58	AE34	FB A DOM L<7>	78	98
78	FB A DQ<59>	AE35	FBA_D59	FBA_CMD59	AE35	FB A DOM L<7>	78	98
78	FB A DQ<60>	AE34	FBA_D60	FBA_CMD60	AE34	FB A DOM L<7>	78	98
78	FB A DQ<61>	AE33	FBA_D61	FBA_CMD61	AE33	FB A DOM L<7>	78	98
78	FB A DQ<62>	AB32	FBA_D62	FBA_CMD62	AB32	FB A DOM L<7>	78	98
78	FB A DQ<63>	AC35	FBA_D63	FBA_CMD63	AC35	FB A DOM L<7>	78	98

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC

NC



Power aliases required by this page:
- PPIV8_S0_FB_VDD
- PPIV8_S0_FB_VREFA

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
VRAM4

PPIV8_S0GPU_ISNS

OMIT
CRITICAL

U8400

(2 OF 2)

32MX32-900MHZ-MFH

K4U103240D-HC11

VDD0 A1

VDD1 A10

VDD2 G1

VDD3 G12

VDD4 L1

VDD5 L12

VDD6 V3

VDD7 V10

VDDA0 J1

VDDA1 J12

VDDQ0 B1

VDDQ1 B4

VDDQ2 B9

VDDQ3 B12

VDDQ4 D1

VDDQ5 D4

VDDQ6 D9

VDDQ7 D12

VDDQ8 G2

VDDQ9 G11

VDDQ10 L2

VDDQ11 L11

VDDQ12 P1

VDDQ13 P4

VDDQ14 P9

VDDQ15 P12

VDDQ16 T1

VDDQ17 T4

VDDQ18 T9

VDDQ19 T12

VDDQ20

VDDQ21

VREF0 H1

VREF1 H12

VREF2

VREF3

VREF4

VREF5

VREF6

VREF7

VREF8

VREF9

VREF10

VREF11

VREF12

VREF13

VREF14

VREF15

VREF16

VREF17

VREF18

VREF19

VREF20

VREF21

VREF22

VREF23

VREF24

VREF25

VREF26

VREF27

VREF28

VREF29

VREF30

VREF31

VREF32

VREF33

VREF34

VREF35

VREF36

VREF37

VREF38

VREF39

VREF40

VREF41

VREF42

VREF43

VREF44

VREF45

VREF46

VREF47

VREF48

VREF49

VREF50

VREF51

VREF52

VREF53

VREF54

VREF55

VREF56

VREF57

VREF58

VREF59

VREF60

VREF61

VREF62

VREF63

VREF64

VREF65

VREF66

VREF67

VREF68

VREF69

VREF70

VREF71

VREF72

VREF73

VREF74

VREF75

VREF76

VREF77

VREF78

VREF79

VREF80

VREF81

VREF82

VREF83

VREF84

VREF85

VREF86

VREF87

VREF88

VREF89

VREF90

VREF91

VREF92

VREF93

VREF94

VREF95

VREF96

VREF97

VREF98

VREF99

VREF100

VREF101

VREF102

VREF103

VREF104

VREF105

VREF106

VREF107

VREF108

VREF109

VREF110

VREF111

VREF112

VREF113

VREF114

VREF115

VREF116

VREF117

VREF118

VREF119

VREF120

VREF121

VREF122

VREF123

VREF124

VREF125

VREF126

VREF127

VREF128

VREF129

VREF130

VREF131

VREF132

VREF133

VREF134

VREF135

VREF136

VREF137

VREF138

VREF139

VREF140

VREF141

VREF142

VREF143

VREF144

VREF145

VREF146

VREF147

VREF148

VREF149

VREF150

VREF151

VREF152

VREF153

VREF154

VREF155

VREF156

VREF157

VREF158

VREF159

VREF160

VREF161

VREF162

VREF163

VREF164

VREF165

VREF166

VREF167

VREF168

VREF169

VREF170

VREF171

VREF172

VREF173

VREF174

VREF175

VREF176

VREF177

VREF178

VREF179

VREF180

VREF181

VREF182

VREF183

VREF184

VREF185

VREF186

VREF187

VREF188

VREF189

VREF190

VREF191

VREF192

VREF193

VREF194

VREF195

VREF196

VREF197

VREF198

VREF199

VREF200

VREF201

VREF202

VREF203

VREF204

VREF205

VREF206

VREF207

VREF208

VREF209

VREF210

VREF211

VREF212

VREF213

VREF214

VREF215

VREF216

VREF217

VREF218

VREF219

VREF220

VREF221

VREF222

VREF223

VREF224

VREF225

VREF226

VREF227

VREF228

VREF229

VREF230

VREF231

VREF232

VREF233

VREF234

VREF235

VREF236

VREF237

VREF238

VREF239

VREF240

VREF241

VREF242

VREF243

VREF244

VREF245

VREF246

VREF247

VREF248

VREF249

VREF250

VREF251

VREF252

VREF253

VREF254

VREF255

VREF256

VREF257

VREF258

VREF259

VREF260

VREF261

VREF262

VREF263

VREF264

VREF265

VREF266

VREF267

VREF268

VREF269

VREF270

VREF271

VREF272

VREF273

VREF274

VREF275

VREF276

VREF277

VREF278

VREF279

VREF280

VREF281

VREF282

VREF283

VREF284

VREF285

VREF286

VREF287

VREF288

VREF289

VREF290

VREF291

VREF292

VREF293

VREF294

VREF295

VREF296

VREF297

VREF298

VREF299

VREF300

VREF301

VREF302

VREF303

VREF304

VREF305

VREF306



Power aliases required by this page:
- PPIV8_S0GPU_VDD
- PPIV8_S0GPU_VREF_B

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
VRAM4

PP1V8_S0GPU_ISNS

OMIT
CRITICAL

PP1V8_S0GPU_ISNS



OMIT
CRITICAL

PP1V8_S0GPU_ISNS

PP1V8_S0GPU_ISNS

GPU_FB_B_VREF_DIV

GPU_FB_B_VREF_DIV



SYNC MASTER=GT216 SYNC DATE=03/26/2009

GDDR3 Frame Buffer B (Top)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
REVISION
BRANCH
PAGE
85 OF 132
SHEET
79 OF 103

Page Notes

Power aliases required by this page:

- =PP3V3_GPU_VDD33
- =PP3V3_GPU_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_M_PLLVDD
- =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:

(NONE)

ROM options provided by this page:


(NONE)

110mA

OMIT


U8000
NV-GT216
BGA
(6 OF 9)


GPIO0	K1	GPU VCORE VID3	81	83
GPIO1	K2	DP EG HPD	81	85
GPIO2	K3	GPU VCORE VID4	81	83
GPIO3	H3	EG LCD PWR EN	81	88
GPIO4	H2	EG BKLT EN	81	88
GPIO5	H1	GPU VCORE VID0	81	83
GPIO6	H4	GPU VCORE VID1	81	83
GPIO7	H5	GPU VCORE VID2	81	83
GPIO8	H6	SMC GFX OVERTEMP R	81	
GPIO9	J7	TP GPU GSTATE<0>	81	81
GPIO10	K4	FB VREF UNTERM	81	77 78 79 81
GPIO11	K5	GPU GPIO 11	81	
GPIO12	H7	SMC GFX THROTTLE P	81	
GPIO13	J4	FBVDD ALTVO	81	87
GPIO14	J6	NC GPU GPIO 14	81	
GPIO15	L1	NC GPU GPIO 15	81	
GPIO16	L2	GPU GPIO 16	81	
GPIO17	L4	NC GPU GPIO 17	81	
GPIO18	M4	NC GPU GPIO 18	81	
GPIO19	L7	NC GPU GPIO 19	81	
GPIO20	L5	NC GPU GPIO 20	81	
GPIO21	K6	NC GPU GPIO 21	81	
GPIO22	L6	NC GPU GPIO 22	81	
GPIO23	M6	NC GPU GPIO 23	81	



JTAG_TCK	AP14	TP GPU JTAG TCK	81	
JTAG_TDI	AN14	TP GPU JTAG TDI	81	
JTAG_TDO	AN16	TP GPU JTAG TDO	81	
JTAG_TMS	AR14	TP GPU JTAG TMS	81	
JTAG_TRST*	AP16	TP GPU JTAG TRST	81	
MIOA_CLKIN	N4	NC GPU MIOA CLKIN	81	
MIOA_CLKOUT	R4	NC GPU MIOA CLKOUT	81	
MIOA_CLKOUT*	T4	NC GPU MIOA CLKOUT	81	
MIOA_CTL3	P5	NC GPU MIOA CTL3	81	
MIOA_DE	N2	TP GPU MIOA DE	81	81
MIOA_D0	N1	TP GPU MIOA D<0>	81	81
MIOA_D1	P4	TP GPU MIOA D<1>	81	81
MIOA_D2	P1	TP GPU MIOA D<2>	81	81
MIOA_D3	P2	TP GPU MIOA D<3>	81	81
MIOA_D4	P3	TP GPU MIOA D<4>	81	81
MIOA_D5	T3	TP GPU MIOA D<5>	81	81
MIOA_D6	T2	TP GPU MIOA D<6>	81	81
MIOA_D7	T1	TP GPU MIOA D<7>	81	81
MIOA_D8	U4	TP GPU MIOA D<8>	81	81
MIOA_D9	U1	TP GPU MIOA D<9>	81	81
MIOA_D10	U2	GPU MIOA D<10>	81	
MIOA_D11	U3	GPU MIOA D<11>	81	
MIOA_D12	R6	GPU MIOA D<12>	81	
MIOA_D13	T6	GPU MIOA D<13>	81	
MIOA_D14	N6	GPU MIOA D<14>	81	
MIOA_HSYNC	N3	NC GPU MIOA HSYNC	81	
MIOA_VSYNC	L3	NC GPU MIOA VSYNC	81	
MIOB_CLKIN	AP1	NC GPU MIOB CLKIN	81	
MIOB_CLKOUT	V4	NC GPU MIOB CLKOUT	81	
MIOB_CLKOUT*	M4	NC GPU MIOB CLKOUT	81	
MIOB_CTL3	M3	NC GPU MIOB CTL3	81	
MIOB_DE	Y5	NC GPU MIOB DE	81	
MIOB_D0	Y1	NC GPU MIOB D<0>	81	
MIOB_D1	Y2	NC GPU MIOB D<1>	81	
MIOB_D2	Y3	NC GPU MIOB D<2>	81	
MIOB_D3	AB3	NC GPU MIOB D<3>	81	
MIOB_D4	AB2	NC GPU MIOB D<4>	81	
MIOB_D5	AB1	NC GPU MIOB D<5>	81	
MIOB_D6	AC4	NC GPU MIOB D<6>	81	
MIOB_D7	AC1	NC GPU MIOB D<7>	81	
MIOB_D8	AC2	NC GPU MIOB D<8>	81	
MIOB_D9	AC3	NC GPU MIOB D<9>	81	
MIOB_D10	AE3	NC GPU MIOB D<10>	81	
MIOB_D11	AE2	NC GPU MIOB D<11>	81	
MIOB_D12	U6	NC GPU MIOB D<12>	81	
MIOB_D13	W6	NC GPU MIOB D<13>	81	
MIOB_D14	Y6	NC GPU MIOB D<14>	81	

MIOB_HSYNC	W1	NC GPU MIOB HSYNC	81	
MIOB_VSYNC	W2	NC GPU MIOB VSYNC	81	
THERMDP	B5	GPU TDIODE P	81	99
THERMDN	B4	GPU TDIODE N	81	99

SYNC MASTER=K18 MLB		SYNC DATE=06/29/2009	
PAGE TITLE			
NV GT216 GPIO/MIO/MISC			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	86 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	80 OF 103
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Strapping Pin	Strapping Bit 3	Strapping Bit 2	Strapping Bit 1	Strapping Bit 0
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP 2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP 1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP 0	USER[3]	USER[2]	USER[1]	USER[0]

Strap S1/S2 Bit[3:0] PU/PD Rval	Strap S1/S2 Bit[3:0] PU/PD Rval	PCI_DEVID[4:0]=0x14
0 0000 PD 5k	8 1000 PU 5k	
1 0001 PD 10k	9 1001 PU 10k	
2 0010 PD 15k	A 1010 PU 15k	
3 0011 PD 20k	B 1011 PU 20k	
4 0100 PD 25k	C 1100 PU 25k	
5 0101 PD 30k	D 1101 PU 30k	
6 0110 PD 35k	E 1110 PU 35k	
7 0111 PD 45k	F 1111 PU 45k	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0353	1	RES,MTL FILM,1/16W,24.9K,1,0402,SMD,LF	R8708		VRAM_512_SAMSUNG
114S0368	1	RES,MTL FILM,1/16W,35.7K,1,0402,SMD,LF	R8708		VRAM_512_HYNIX

Isolation FETs for DP MUX inputs

GT216 GPIOs & STRAPS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

87 OF 132

REVISION

81 OF 103

PAGE TITLE

GT216 GPIOs & STRAPS

PAGE

87 OF 132

REVISION

81 OF 103

D

C

B

A

D

C

B

A

Page Notes

Power aliases required by this page:
- =PP1V8_GPU_IPFX
- =PP3V3_GPU_IPPCD_IOVDD

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Sum of peak currents: 240mA

73 7 6 PP1V8 GPUIPFX

L8800
FERR-220-OHM-2.5A

7mA peak per diff pair
7mA peak for all pairs

C8800 4.7UF 20% 6.3V CERM 603
C8801 0.1UF 20% 10V CERM 402
C8803 0.1UF 20% 10V CERM 402

PP1V8 GPU IFPAB IOVDD F
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=1.8V

OMIT

U8000
NV-GT216
BGA
(5 OF 9)

IFPA_TXC* AM11 LVDS EG A CLK P 88 98
IFPA_TXC* AM12 LVDS EG A CLK N 88 98
IFPA_TXD0* AM8 LVDS EG A DATA P<0> 88 98
IFPA_TXD1* AM10 LVDS EG A DATA P<1> 88 98
IFPA_TXD2* AM9 LVDS EG A DATA N<1> 88 98
IFPA_TXD3* AK10 LVDS EG A DATA P<2> 88 98
IFPA_TXD4* AL10 LVDS EG A DATA N<2> 88 98
IFPA_TXD5* AK11 NC LVDS EG A DATA P<3> 81 98
IFPA_TXD6* AL11 NC LVDS EG A DATA N<3> 81 98
IFPB_TXC* AP13 TP LVDS EG B CLK P 6 81
IFPB_TXC* AN13 TP LVDS EG B CLK N 6 81
IFPB_TXD4* AN8 LVDS EG B DATA P<0> 88 98
IFPB_TXD5* AP8 LVDS EG B DATA N<0> 88 98
IFPB_TXD6* AP10 LVDS EG B DATA P<1> 88 98
IFPB_TXD7* AN10 LVDS EG B DATA N<1> 88 98
IFPB_TXD8* AR11 LVDS EG B DATA P<2> 88 98
IFPB_TXD9* AR10 LVDS EG B DATA N<2> 88 98
IFPB_TXD10* AN11 NC LVDS EG B DATA P<3> 81 98
IFPB_TXD11* AP11 NC LVDS EG B DATA N<3> 81 98
IFPC_AUX_I2CW_SCL AP2 DP EG AUX CH P 85 98
IFPC_AUX_I2CW_SDA* AN3 DP EG AUX CH N 85 98
IFPC_L0* AM7 DP EG ML P<0> 85 98
IFPC_L0* AM6 DP EG ML N<0> 85 98
IFPC_L1* AL5 DP EG ML P<1> 85 98
IFPC_L1* AM5 DP EG ML N<1> 85 98
IFPC_L2* AM3 DP EG ML P<2> 85 98
IFPC_L2* AM4 DP EG ML N<2> 85 98
IFPC_L3* AP1 DP EG ML P<3> 85 98
IFPC_L3* AR2 DP EG ML N<3> 85 98
IFPD_AUX_I2CX_SCL AE1 NC
IFPD_AUX_I2CX_SDA* AN1 NC
IFPD_L0* AE1 NC
IFPD_L0* AE2 NC
IFPD_L1* AE1 NC
IFPD_L1* AE2 NC
IFPD_L2* AE1 NC
IFPD_L2* AE2 NC
IFPD_L3* AE1 NC
IFPD_L3* AE2 NC
IFPE_AUX_I2CY_SCL AE1 NC
IFPE_AUX_I2CY_SDA* AN1 NC
IFPE_L0* AE1 NC
IFPE_L0* AE2 NC
IFPE_L1* AE1 NC
IFPE_L1* AE2 NC
IFPE_L2* AE1 NC
IFPE_L2* AE2 NC
IFPE_L3* AE1 NC
IFPE_L3* AE2 NC
IFPF_AUX_I2CZ_SCL AE1 NC
IFPF_AUX_I2CZ_SDA* AN1 NC
IFPF_L0* AE1 NC
IFPF_L0* AE2 NC
IFPF_L1* AE1 NC
IFPF_L1* AE2 NC
IFPF_L2* AE1 NC
IFPF_L2* AE2 NC
IFPF_L3* AE1 NC
IFPF_L3* AE2 NC
DACA_RED AE1 NC
DACA_GREEN AE1 NC
DACA_BLUE AE1 NC
DACA_HSYNC AE1 NC
DACA_VSYNC AE1 NC
DACB_RED AE1 NC
DACB_GREEN AE1 NC
DACB_BLUE AE1 NC
DACB_HSYNC AE1 NC
DACB_VSYNC AE1 NC
CEC AE1 NC

NO STUFF
R8861 1K 5% 1/16W MF-LP 402
NO STUFF
R8860 1K 5% 1/16W MF-LP 402

GPU IFPEF RSET 82
GPU IFPC RSET 82
GPU IFPAB RSET 82
GPU IFPD RSET 82

L8805
180-OHM-1.5A

C8805 4.7UF 20% 6.3V CERM 603
C8806 0.1UF 20% 10V CERM 402

PP1V05 GPU IFPCD IOVDD F 82
PP1V05 GPU IFPEF IOVDD F 82
PP1V05 GPU IFPAB PLLVDD F 82
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=1.05V

L8810
180-OHM-1.5A

C8810 4.7UF 20% 6.3V CERM 603
C8811 0.1UF 20% 10V CERM 402
C8813 0.1UF 20% 10V CERM 402

PP1V05 GPU IFPCD IOVDD F 82
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.1 mm
VOLTAGE=1.05V

LVDS EG DDC CLK G1 I2CA_SCL
LVDS EG DDC DATA G4 I2CA_SDA

NC GPU I2CC_SCL E3 I2CC_SCL
NC GPU I2CC_SDA E4 I2CC_SDA

SMBUS_SMC_0_S5_SCL E2 I2CS_SCL
SMBUS_SMC_0_S5_SDA E1 I2CS_SDA

NC GPU I2CH_SDA F6 I2CH_SCL
NC GPU I2CH_SCL G6 I2CH_SDA

DP EG DDC CLK G3 I2CB_SCL
DP EG DDC DATA G2 I2CB_SDA

85 83 81 80 75 51 7 82 PP3V3 SOGPU

L8815
FERR-220-OHM-2.5A

C8815 4.7UF 20% 6.3V CERM 603
C8816 0.1UF 20% 10V CERM 402

PP3V3 GPU IFPC PLLVDD F 82
MIN LINE WIDTH=0.3 mm
MIN NECK WIDTH=0.2 mm
VOLTAGE=2.5V

I2CS must be pulled up if not used.
I2CS addr fixed at 0x9E,0x9F.

PP1V05 GPU IFPEF IOVDD F 82
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.1 mm
VOLTAGE=1.05V

PP1V8 GPU IFPEF PLLVDD F 82
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.1 mm
VOLTAGE=1.8V


Power inputs must be pulled down if not used

R8856 10K 5% 1/16W MF-LP 402
R8857 10K 5% 1/16W MF-LP 402

GPU DACA VDD
GPU DACB VDD
PP1V8 GPU IFPD PLLVDD
MIN LINE WIDTH=0.4 mm
MIN NECK WIDTH=0.1 mm
VOLTAGE=1.8V


R8852 10K 5% 1/16W MF-LP 402
R8853 10K 5% 1/16W MF-LP 402
R8854 10K 5% 1/16W MF-LP 402

GPU IFPD RSET 82
GPU IFPD RSET 82

SYNC MASTER=K18 MLB		SYNC DATE=06/29/2009	
PAGE TITLE			
NV GT216 VIDEO INTERFACES			
 Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.		REVISION	
		BRANCH	
		PAGE	88 OF 132
		SHEET	82 OF 103



GPU VCore Regulator




GPU VCore Setpoints									
VID4	VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf	
1	0	1	0	1	0.74675V	K17			-
1	0	0	1	0	0.82400V	-	K17		-
0	1	1	1	1	0.90125V	-	-		K17


Other VID states may not be valid..


K17 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P75V	GPUVID4_1, GPUVID3_0, GPUVID2_1, GPUVID1_0, GPUVID0_1
GPUVID_0P82V	GPUVID4_1, GPUVID3_0, GPUVID2_0, GPUVID1_1, GPUVID0_0
GPUVID_0P90V	GPUVID4_0, GPUVID3_1, GPUVID2_1, GPUVID1_1, GPUVID0_1

SYNC MASTER=K17.WFERRY		SYNC DATE=06/09/2009	
PAGE TITLE			
GPU (GT216) CORE SUPPLY			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	89 OF 132
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	83 OF 103
IV ALL RIGHTS RESERVED			

LCD (LVDS) INTERFACE



SYNC MASTER=K20A_MLB		SYNC DATE=03/26/2009	
PAGE TITLE			
LVDS Display Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	90 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	84 OF 103
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



DisplayPort Mux

LVDS Transmitter Termination


All emulated LVDS outputs require this termination

D


C


B

A





LVDS DDC MUX



SYNC MASTER=K17 REF		SYNC DATE=06/17/2009	
PAGE TITLE			
Muxed Graphics Support			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	93 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	85 OF 103
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Port Power Switch



SYNC MASTER=K20A MLB		SYNC DATE=03/26/2009	
PAGE TITLE			
DisplayPort Connector			
 Apple Inc.		DRAWING NUMBER	SIZE D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	94 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	86 OF 103
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


C

D

B

A






GMUX CPLD

LVDS Receiver Termination

Required Pullups

Required Pulldowns


SYNC MASTER=K17 REF		SYNC DATE=06/24/2009	
PAGE TITLE			
Graphics MUX (GMUX)		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		96 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		88 OF 103	
IV ALL RIGHTS RESERVED			





17 Inch Panel (14 LEDs per string)
 Target: ISET = 25mA, OVP = 50V
 ACTUAL: ISET = 24.7mA, OVP = 49.5V

KV: WAKE AND EN WIRING CHANGED FROM REF SCHEMATIC AS QFET IS PRESENT ON P.98

PLACEMENT_NOTE=PLACE XW9700 FAR FROM THE NOISY PINS 3 AND 4

SYNC MASTER=K17 VEMURI		SYNC DATE=12/16/2009	
PAGE TITLE			
LCD Backlight Driver (MC34845)			
 Apple Inc.	DRAWING NUMBER		8142
			D
	REVISION		
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:		PAGE	97 OF 132
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	89 OF 103
IV ALL RIGHTS RESERVED			



SYNC_MASTER=K20A_MLB		SYNC_DATE=03/26/2009	
PAGE TITLE			
LCD Backlight Support			
 Apple Inc.	DRAWING NUMBER		SIZE
	REVISION		D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		98 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		90 OF 103	
IV ALL RIGHTS RESERVED			



CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	20 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

Most CPU signals with impedance requirements are 50-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: Calpella SFF DG (DG-407364_v1.5), Section 2.8

PCI-Express


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DMI_S2N	PCIE_85D	PCIE	DMI S2N P<3:0>	9 18
DMI_S2N	PCIE_85D	PCIE	DMI S2N N<3:0>	9 18
DMI_N2S	PCIE_85D	PCIE	DMI N2S P<3:0>	9 18
DMI_N2S	PCIE_85D	PCIE	DMI N2S N<3:0>	9 18
FDI_DATA	PCIE_85D	PCIE	FDI DATA P<7:0>	9 18
FDI_DATA	PCIE_85D	PCIE	FDI DATA N<7:0>	9 18
	CPU_50S	CPU_AGTL	FDI FSYNC<1..0>	9 18
	CPU_50S	CPU_AGTL	FDI LSYNC<1..0>	9 18
	CPU_50S	CPU_AGTL	FDI INT	9 18
CPU_PECT	CPU_50S	PCIE	CPU PECT	10 20
FSB_CPURST_L	CPU_50S	CPU_AGTL	FSB CPURST L	10 25
PM_SYNC	CPU_50S	CPU_AGTL	PM SYNC	10 18
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM MEM PWRGD	10 18 31
CPU_VTT_S0_PGOOD	CPU_50S	CPU_AGTL	CPUVTT_S0_PGOOD	10 71
XDP_XPU_PWRGD	CPU_50S	CPU_ITP	XDP CPUPWRGD	10 25
XDP_DBRESET_L	CPU_50S	CPU_ITP	XDP DBRESET L	10 25 27
XDP_PRDY_L	CPU_50S	CPU_ITP	XDP PRDY L	10 25
XDP_PREQ_L	CPU_50S	CPU_ITP	XDP PREQ L	10 25
	CPU_50S	CPU_AGTL	PM EXT TS L<0>	10 47
	CPU_50S	CPU_AGTL	PM EXT TS L<1>	10 47
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP0	10
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP1	10
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP2	10
CPU_CFG	CPU_50S	CPU_ITP	CPU CFG<17..0>	8 9 25
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU CATERR L	10
	CPU_50S	CPU_AGTL	TP CPU VTT SELECT	8 12
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	10 47 69
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	10 20 25
PM_THRMTRIP_L	CPU_50S	CPU_8MIL	PM THRMTRIP L	10 20 47
FSB_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	FSB CLK133M CPU P	10 20
FSB_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	FSB CLK133M CPU N	10 20
FSB_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	FSB CLK133M ITP P	10 25
FSB_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	FSB CLK133M ITP N	10 25
PCIE_CLK100M_CPU	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M CPU P	10 17
PCIE_CLK100M_CPU	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M CPU N	10 17
	CPU_55S	CPU_8MIL	CPU PSI L	12 15 69
PM_DPRSIPVR	CPU_50S	CPU_AGTL	PM DPRSLPVR	12 15 69
	CPU_27P4S	CPU_COMP	CPU PEG COMP	9
	CPU_27P4S	CPU_COMP	CPU PEG RBIAS	9
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP3	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP2	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP1	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP0	10
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	25
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	25
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	10 25
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	10 25
XDP_TEST_L	CPU_50S	CPU_ITP	XDP TRST L	10 25
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<6..0>	10 25
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<7>	10 25
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L	25
	CPU_55S	CPU_8MIL	CPU VID<6..0>	4 12 15
	CPU_50S	CPU_AGTL	CPUI MVP IMON	12 50 69
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	12 69
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	12 69
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VTTSENSE P	12 71
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VTTSENSE N	12 71
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	GFX VSENSE P	13 70
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	GFX VSENSE N	13 70
PM_DPRSIPVR	CPU_50S	CPU_8MIL	GFX VID<6..0>	8 13
	CPU_50S	CPU_AGTL	GFX DPRSLPVR	13 70
	CPU_50S	CPU_AGTL	GFX VR EN	13 70
	CPU_50S	CPU_AGTL	GFX MVP IMON	13 70
	PCIE_85D	PCIE	PEG R2D P<15..0>	75
	PCIE_85D	PCIE	PEG R2D N<15..0>	75
PEG_R2D	PCIE_85D	PCIE	PEG R2D C P<15..0>	8 75
	PCIE_85D	PCIE	PEG R2D C N<15..0>	8 75
PEG_D2R	PCIE_85D	PCIE	PEG D2R P<15..0>	8 9 75
	PCIE_85D	PCIE	PEG D2R N<15..0>	8 9 75
	PCIE_85D	PCIE	PEG D2R C P<15..0>	75
	PCIE_85D	PCIE	PEG D2R C N<15..0>	75

SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
PAGE TITLE			
CPU Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	100 OF 132
		SHEET	91 OF 103



Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20OTHER	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20OTHER
MEM_CTRL	*	*	MEM_20OTHER
MEM_CMD	*	*	MEM_20OTHER
MEM_DATA	*	*	MEM_20OTHER
MEM_DQS	*	*	MEM_20OTHER

DDR3:

DQ/DM signals should be matched within 0.508mm of associated DQS pair.

DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.

DQS to clock matching should be within [CLK-12.7mm] and [CLK+25.4mm].

CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.

CONTROL signals should be matched within [CLK-12.7mm] to [CLK+0.0mm] of CLK pairs.

A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs.


DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.

Maximum length of any signal from die pad to SODIMM pad is 139.7mm, from procesor ball to SODIMM pad is 114.3mm.

SOURCE: Calpella SFF Platform DG, Rev 1.5 (#407364), Section 2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>	11 28
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>	11 28
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CKE<3..0>	11 28
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CS_L<3..0>	11 28
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A ODT<3..0>	11 28
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>	11 28
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>	11 28
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS_L	11 28
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS_L	11 28
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE_L	11 28
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DQ<7..0>	11 29
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DQ<15..8>	11 29
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DQ<23..16>	11 29
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DQ<31..24>	11 29
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DQ<39..32>	11 28 29
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DQ<47..40>	11 29
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DQ<55..48>	11 29
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DQ<63..56>	11 29
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DM<0>	11 28 29
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DM<1>	11 29
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DM<2>	11 29
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DM<3>	11 29
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DM<4>	11 29
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DM<5>	11 29
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DM<6>	11 29
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DM<7>	11 29
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>	11 28 29
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>	11 28 29
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>	11 29
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>	11 29
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>	11 29
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>	11 29
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>	11 29
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>	11 29
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>	11 29
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>	11 29
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>	11 29
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>	11 29
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>	11 29
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>	11 29
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>	11 29
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>	11 29
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>	11 30
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>	11 30
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CKE<3..0>	11 30
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CS_L<3..0>	11 30
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B ODT<3..0>	11 30
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>	11 30
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>	11 30
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS_L	11 30
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS_L	11 30
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE_L	11 30
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DQ<7..0>	11 29
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DQ<15..8>	11 29
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DQ<23..16>	11 29
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DQ<31..24>	11 29
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DQ<39..32>	11 28 30
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DQ<47..40>	11 29
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DQ<55..48>	11 29
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DQ<63..56>	11 29
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DM<0>	11 29 30
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DM<1>	11 29
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DM<2>	11 29
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DM<3>	11 29
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DM<4>	11 29
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DM<5>	11 29
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DM<6>	11 29
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DM<7>	11 29
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	11 29 30
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>	11 29 30
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>	11 29
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>	11 29
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>	11 29
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>	11 29
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>	11 29
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>	11 29
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>	11 29
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>	11 29
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>	11 29
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>	11 29
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>	11 29
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>	11 29
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>	11 29
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>	11 29

SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
PAGE TITLE			
Memory Constraints		DRAWING NUMBER	SIZE
 Apple Inc.		REVISION	D
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	101 OF 132
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	92 OF 103
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches. SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4x_DIELECTRIC	?	SATA	TOP,BOTTOM	=3x_DIELECTRIC	?
SATA_ICOMP	*	8 MIL	?				

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

USB 2.0 Interface Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.8

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	DP_ML	DP_85D	DISPLAYPORT	DP IG ML P<3..0> 8 85
	DP_ML	DP_85D	DISPLAYPORT	DP IG ML N<3..0> 8 85
	DP_AUX_CH	DP_85D	DISPLAYPORT	DP IG AUX_CH P 8 18 85
	DP_AUX_CH	DP_85D	DISPLAYPORT	DP IG AUX_CH N 8 18 85
	LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS IG A_CLK P 18 88
	LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS IG A_CLK N 18 88
	LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS IG A_DATA P<2..0> 18 88
	LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS IG A_DATA N<2..0> 18 88
	LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS IG A DATAP<3> 8 18
	LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS IG A DATAN<3> 8 18
	LVDS_IG_B_CLK	LVDS_85D	LVDS	TP LVDS IG B_CLKP 6 8 18
	LVDS_IG_B_CLK	LVDS_85D	LVDS	TP LVDS IG B_CLKN 6 8 18
	LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS IG B_DATA P<2..0> 18 88
	LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS IG B_DATA N<2..0> 18 88
	LVDS_IG_B_DATA3	LVDS_85D	LVDS	NC LVDS IG B DATAP<3> 8 18
	LVDS_IG_B_DATA3	LVDS_85D	LVDS	NC LVDS IG B DATAN<3> 8 18
	SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C P 17 42
		SATA_90D	SATA	SATA HDD R2D C N 17 42
		SATA_90D	SATA	SATA HDD R2D P 6 42
		SATA_90D	SATA	SATA HDD R2D N 6 42
	SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R P 17 42
		SATA_90D	SATA	SATA HDD D2R N 17 42
		SATA_90D	SATA	SATA HDD D2R C P 42
		SATA_90D	SATA	SATA HDD D2R C N 42
	SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C P 17 42
		SATA_90D	SATA	SATA ODD R2D C N 17 42
		SATA_90D	SATA	SATA ODD R2D P 6 42
		SATA_90D	SATA	SATA ODD R2D N 6 42
	SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R P 17 42
		SATA_90D	SATA	SATA ODD D2R N 17 42
		SATA_90D	SATA	SATA ODD D2R C P 42
		SATA_90D	SATA	SATA ODD D2R C N 42
	SATA_EXT_A_R2D	SATA_90D	SATA	TP SATA EXTA R2D C P 8 17
		SATA_90D	SATA	TP SATA EXTA R2D C N 8 17
	SATA_EXT_A_D2R	SATA_90D	SATA	TP SATA EXTA D2R P 8 17
		SATA_90D	SATA	TP SATA EXTA D2R N 8 17
	PCH_SATA_ICOMP		SATA_ICOMP	PCH SATA ICOMP
	USB_EXT_A	USB_85D	USB	USB EXTA P 36 43
		USB_85D	USB	USB EXTA N 36 43
	USB_EXTB	USB_85D	USB	USB EXTB P 36 43
		USB_85D	USB	USB EXTB N 36 43
	USB_EXTC	USB_85D	USB	USB EXTC P 36 44
		USB_85D	USB	USB EXTC N 36 44
	USB_HUB2_UP	USB_85D	USB	USB HUB2 UP P 19 36
		USB_85D	USB	USB HUB2 UP N 19 36
	USB_MINI	USB_85D	USB	NC USB MINIP 6
		USB_85D	USB	NC USB MININ 6
	USB_HUB1_UP	USB_85D	USB	USB HUB1 UP P 19 35
		USB_85D	USB	USB HUB1 UP N 19 35
	USB_CAMERA	USB_85D	USB	USB CAMERA P 33 35
		USB_85D	USB	USB CAMERA N 33 35
	USB_BT	USB_85D	USB	USB BT P 33 36
		USB_85D	USB	USB BT N 33 36
	USB_TPAD	USB_85D	USB	USB TPAD P 36 54
		USB_85D	USB	USB TPAD N 36 54
	USB_IR	USB_85D	USB	USB IR P 35 45
		USB_85D	USB	USB IR N 35 45
	USB_EXCARD	USB_85D	USB	USB EXCARD P 8 34 36
		USB_85D	USB	USB EXCARD N 8 34 36
	USB_BRCRYPT	USB_85D	USB	USB BRCRYPT P 19 103
		USB_85D	USB	USB BRCRYPT N 19 103
	PCH_USB_RBIAS	PCH_USB_RBIAS		PCH USB RBIAS 19
	PCH_CLK100M_PCH	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M PCH P 17 26
		CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M PCH N 17 26
		CLK_PCIE_90D	CLK_PCIE	FSB CLK133M PCH P 17 26
		CLK_PCIE_90D	CLK_PCIE	FSB CLK133M PCH N 17 26
		CLK_PCIE_90D	CLK_PCIE	PCH CLK96M DOT P 17 26
		CLK_PCIE_90D	CLK_PCIE	PCH CLK96M DOT N 17 26
	PCH_CLK100M_SATA	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M SATA P 17 26
	PCH_CLK100M_SATA	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M SATA N 17 26
		CPU_50S	CLK_PCIE	PCH CLK14P3M REFCLK 17 26
		CPU_50S	CLK_PCIE	PCH CLK33M PCIIN 17 27
	GFX_CLK_DPLLSS	CLK_PCIE_90D	CLK_PCIE	GFX CLK120M DPLLSS P 10 17
	GFX_CLK_DPLLSS	CLK_PCIE_90D	CLK_PCIE	GFX CLK120M DPLLSS N 10 17

SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.	DRAWING NUMBER	SIZE	
	REVISION	D	
	BRANCH		
	PAGE	102 OF 132	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
SHEET		93 OF 103	



LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?


SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_50S	LPC	LPC_AD<3..0>	6 17 46 48 88
LPC_FRAME_L	LPC_50S	LPC	LPC_FRAME_L	6 17 46 48 88
LPC_RESET_L	LPC_50S	LPC	LPCPLUS_RESET_L	6 27 48 88
MCP_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC_R	19 27
	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC	27 46
	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LPCPLUS	6 27 48
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK	6 17 25 26 28 30 32 34 42 48 49
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA	64 17 25 26 28 30 32 34 42 48 49
SMBUS_PCH_0_CLK	SMB_50S	SMB	SML_PCH_0_CLK	17 49
SMBUS_PCH_0_DATA	SMB_50S	SMB	SML_PCH_0_DATA	17 49
SMBUS_PCH_1_CLK	SMB_50S	SMB	SML_PCH_1_CLK	17 49
SMBUS_PCH_1_DATA	SMB_50S	SMB	SML_PCH_1_DATA	17 49
HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK	17 59
	HDA_50S	HDA	HDA_BIT_CLK_R	17
HDA_SYNC	HDA_50S	HDA	HDA_SYNC	17 59
	HDA_50S	HDA	HDA_SYNC_R	17
HDA_RST_L	HDA_50S	HDA	HDA_RST_R_L	17
	HDA_50S	HDA	HDA_RST_L	17 59
HDA_SDIN0	HDA_50S	HDA	HDA_SDIN0	17 59
	HDA_50S	HDA	HDA_SDIN_CODEC	17 59
HDA_SDOIT	HDA_50S	HDA	HDA_SDOIT	17 59
	HDA_50S	HDA	HDA_SDOIT_R	17
PM_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK	18 47
SPI_CLK	SPI_55S	SPI	SPI_CLK_R	17 48
	SPI_55S	SPI	SPI_CLK	48
SPI_MOST	SPI_55S	SPI	SPI_MOST_R	17 48
	SPI_55S	SPI	SPI_MOST	48
SPI_MISO	SPI_55S	SPI	SPI_MISO	17 48
SPI_CS0	SPI_55S	SPI	SPI_CS0_R_L	17 48
	SPI_55S	SPI	SPI_CS0_L	48
	PCIE_85D	PCIE	PCIE_ENET_R2D_P	37
	PCIE_85D	PCIE	PCIE_ENET_R2D_N	37
PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_C_P	17 37
	PCIE_85D	PCIE	PCIE_ENET_R2D_C_N	17 37
PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_P	17 37
	PCIE_85D	PCIE	PCIE_ENET_D2R_N	17 37
	PCIE_85D	PCIE	PCIE_ENET_D2R_C_P	37
	PCIE_85D	PCIE	PCIE_ENET_D2R_C_N	37
	PCIE_85D	PCIE	PCIE_AP_R2D_P	6 33
	PCIE_85D	PCIE	PCIE_AP_R2D_N	6 33
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_C_P	17 33
	PCIE_85D	PCIE	PCIE_AP_R2D_C_N	17 33
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_P	6 17 33
	PCIE_85D	PCIE	PCIE_AP_D2R_N	6 17 33
	PCIE_85D	PCIE	PCIE_FW_R2D_P	39
	PCIE_85D	PCIE	PCIE_FW_R2D_N	39
PCIE_FW_R2D	PCIE_85D	PCIE	PCIE_FW_R2D_C_P	17 39
	PCIE_85D	PCIE	PCIE_FW_R2D_C_N	17 39
PCIE_FW_D2R	PCIE_85D	PCIE	PCIE_FW_D2R_P	17 39
	PCIE_85D	PCIE	PCIE_FW_D2R_N	17 39
	PCIE_85D	PCIE	PCIE_FW_D2R_C_P	39
	PCIE_85D	PCIE	PCIE_FW_D2R_C_N	39
	PCIE_85D	PCIE	PCIE_EXCARD_R2D_P	6 34
	PCIE_85D	PCIE	PCIE_EXCARD_R2D_N	6 34
PCIE_EXCARD_R2D	PCIE_85D	PCIE	PCIE_EXCARD_R2D_C_P	17 34
	PCIE_85D	PCIE	PCIE_EXCARD_R2D_C_N	17 34
PCIE_EXCARD_D2R	PCIE_85D	PCIE	PCIE_EXCARD_D2R_P	6 17 34
	PCIE_85D	PCIE	PCIE_EXCARD_D2R_N	6 17 34
MCP_PE0_REECLK	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_P	17 75
	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_N	17 75
PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_P	17 37
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_N	17 37
MCP_PE1_REECLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_P	17 33
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_N	17 33
MCP_PE2_REECLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_P	17 39
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_N	17 39
MCP_PE3_REECLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_P	17 34
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_N	17 34
CPU_27B4S	CPU_COMP		PCH_VSS_NCTF<1>	6 20
CPU_27B4S	CPU_COMP		PCH_VSS_NCTF<2>	6 20
CPU_27B4S	CPU_COMP		PCH_VSS_NCTF<5>	6 20
CPU_27B4S	CPU_COMP		TP_PCH_VSS_NCTF<7>	20
CPU_27B4S	CPU_COMP		PCH_VSS_NCTF<9>	6 20 94
CPU_27B4S	CPU_COMP		PCH_VSS_NCTF<9>	6 20 94
CPU_27B4S	CPU_COMP		PCH_VSS_NCTF<11>	6 20
CPU_27B4S	CPU_COMP		PCH_VSS_NCTF<12>	6 20
CPU_27B4S	CPU_COMP		PCH_VSS_NCTF<15>	6 20
CPU_27B4S	CPU_COMP		PCH_VSS_NCTF<17>	6 20
CPU_27B4S	CPU_COMP		PCH_VSS_NCTF<19>	6 20
CPU_27B4S	CPU_COMP		PCH_VSS_NCTF<21>	6 20
CPU_27B4S	CPU_COMP		PCH_VSS_NCTF<22>	20
CPU_27B4S	CPU_COMP		PCH_VSS_NCTF<25>	6 20
CPU_27B4S	CPU_COMP		PCH_VSS_NCTF<27>	6 20
CPU_27B4S	CPU_COMP		PCH_VSS_NCTF<29>	6 20
PCIE_AP_D2R	PCIE_85D	PCIE	CONN_PCIE_AP_D2R_P	
	PCIE_85D	PCIE	CONN_PCIE_AP_D2R_N	
PCIE_AP_R2D	PCIE_85D	PCIE	CONN_PCIE_AP_R2D_P	
	PCIE_85D	PCIE	CONN_PCIE_AP_R2D_N	

SYNC MASTER=K17_REF		SYNC DATE=06/17/2009	
PAGE TITLE			
PCH Constraints 2			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	103 OF 132
		SHEET	94 OF 103





FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

NET TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
FW_P0_TPA	FW_110D	FW_TP	NC FW0 TPAP 6 39 41
FW_P0_TPB	FW_110D	FW_TP	NC FW0 TPAN 39 41
FW_P0_TPB	FW_110D	FW_TP	NC FW0 TPBP 6 39 41
FW_P0_TPB	FW_110D	FW_TP	NC FW0 TPBN 6 39 41
FW_P1_TPA	FW_110D	FW_TP	FW PORT1 TPA P 39 40 41
FW_P1_TPA	FW_110D	FW_TP	FW PORT1 TPA N 39 40 41
FW_P1_TPB	FW_110D	FW_TP	FW PORT1 TPB P 39 40 41
FW_P1_TPB	FW_110D	FW_TP	FW PORT1 TPB N 39 40 41
Port 2 Not Used			

SYNC MASTER=K17.WFERRY

SYNC DATE=06/09/2009

FireWire Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE

REVISION

BRANCH

PAGE

SHEET

105 OF 132

96 OF 103

CBA876432

1



GDDR3 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR3_40R55SE	*	=55_OHM_SE	=40_OHM_SE	0.095 MM	12.7 MM	=STANDARD	=STANDARD
GDDR3_40SE	*	=40_OHM_SE	=40_OHM_SE	0.095 MM	=40_OHM_SE	=STANDARD	=STANDARD
GDDR3_80D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.095 MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR3_CLK	*	=2.5:1_SPACING	?
GDDR3_CMD	*	=2.5:1_SPACING	?
GDDR3_DATA	*	=2.5:1_SPACING	?
GDDR3_DQS	*	=2.5:1_SPACING	?

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 0.127 mm. Pairs should be within 0.508mm of entire channel.
DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.
DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.
Max length of LVDS/DisplayPort/TMDS traces: 13 inches.
SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

GDDR3 FB A/B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FB_A_CLK	GDDR3_80D	GDDR3_CLK	FB A CLK P<0>
FB_B_CLK	GDDR3_80D	GDDR3_CLK	FB A CLK N<0>
FB_A_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A CLK P<1>
FB_B_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A CLK N<1>
FB_A_CS0	GDDR3_40R55SE	GDDR3_CMD	FB A MA<1..0>
FB_B_CS0	GDDR3_40R55SE	GDDR3_CMD	FB A MA<12..6>
FB_A_CMD_RD	GDDR3_40R55SE	GDDR3_CMD	FB A BA<2..0>
FB_B_CMD_RD	GDDR3_40R55SE	GDDR3_CMD	FB A RAS L
FB_A_CMD_RD	GDDR3_40R55SE	GDDR3_CMD	FB A CAS L
FB_B_CMD_RD	GDDR3_40R55SE	GDDR3_CMD	FB A WE L
FB_A_CMD_RD	GDDR3_40R55SE	GDDR3_CMD	FB A UCKE
FB_B_CMD_RD	GDDR3_40R55SE	GDDR3_CMD	FB A LCKE
FB_A_CMD_RD	GDDR3_40R55SE	GDDR3_CMD	FB A LCS0 L
FB_B_CMD_RD	GDDR3_40R55SE	GDDR3_CMD	FB A DRAM RST
FB_A_CMD	GDDR3_40SE	GDDR3_CMD	FB A LMA<5..2>
FB_B_CMD	GDDR3_40SE	GDDR3_CMD	FB A UMA<5..2>
FB_A_WDQS0	GDDR3_40SE	GDDR3_DQS	FB A WDQS<0>
FB_B_WDQS0	GDDR3_40SE	GDDR3_DQS	FB A WDQS<1>
FB_A_WDQS2	GDDR3_40SE	GDDR3_DQS	FB A WDQS<2>
FB_B_WDQS2	GDDR3_40SE	GDDR3_DQS	FB A WDQS<3>
FB_A_RDQS0	GDDR3_40SE	GDDR3_DQS	FB A RDQS<0>
FB_B_RDQS0	GDDR3_40SE	GDDR3_DQS	FB A RDQS<1>
FB_A_RDQS2	GDDR3_40SE	GDDR3_DQS	FB A RDQS<2>
FB_B_RDQS2	GDDR3_40SE	GDDR3_DQS	FB A RDQS<3>
FB_A_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB A DQ<7..0>
FB_B_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB A DQ<15..8>
FB_A_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB A DQ<23..16>
FB_B_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB A DQ<31..24>
FB_A_DQM0	GDDR3_40SE	GDDR3_DATA	FB A DQM L<0>
FB_B_DQM0	GDDR3_40SE	GDDR3_DATA	FB A DQM L<1>
FB_A_DQM2	GDDR3_40SE	GDDR3_DATA	FB A DQM L<2>
FB_B_DQM2	GDDR3_40SE	GDDR3_DATA	FB A DQM L<3>
FB_A_WDQS0	GDDR3_40SE	GDDR3_DQS	FB A WDQS<4>
FB_B_WDQS0	GDDR3_40SE	GDDR3_DQS	FB A WDQS<5>
FB_A_WDQS2	GDDR3_40SE	GDDR3_DQS	FB A WDQS<6>
FB_B_WDQS2	GDDR3_40SE	GDDR3_DQS	FB A WDQS<7>
FB_A_RDQS0	GDDR3_40SE	GDDR3_DQS	FB A RDQS<4>
FB_B_RDQS0	GDDR3_40SE	GDDR3_DQS	FB A RDQS<5>
FB_A_RDQS2	GDDR3_40SE	GDDR3_DQS	FB A RDQS<6>
FB_B_RDQS2	GDDR3_40SE	GDDR3_DQS	FB A RDQS<7>
FB_A_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB A DQ<39..32>
FB_B_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB A DQ<47..40>
FB_A_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB A DQ<55..48>
FB_B_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB A DQ<63..56>
FB_A_DQM0	GDDR3_40SE	GDDR3_DATA	FB A DQM L<4>
FB_B_DQM0	GDDR3_40SE	GDDR3_DATA	FB A DQM L<5>
FB_A_DQM2	GDDR3_40SE	GDDR3_DATA	FB A DQM L<6>
FB_B_DQM2	GDDR3_40SE	GDDR3_DATA	FB A DQM L<7>

GDDR3 FB C/D Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FB_C_CLK	GDDR3_80D	GDDR3_CLK	FB B CLK P<0>
FB_D_CLK	GDDR3_80D	GDDR3_CLK	FB B CLK N<0>
FB_C_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B CLK P<1>
FB_D_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B CLK N<1>
FB_C_CS0	GDDR3_40R55SE	GDDR3_CMD	FB B MA<1..0>
FB_D_CS0	GDDR3_40R55SE	GDDR3_CMD	FB B MA<12..6>
FB_C_CMD_RD	GDDR3_40R55SE	GDDR3_CMD	FB B BA<2..0>
FB_D_CMD_RD	GDDR3_40R55SE	GDDR3_CMD	FB B RAS L
FB_C_CMD_RD	GDDR3_40R55SE	GDDR3_CMD	FB B CAS L
FB_D_CMD_RD	GDDR3_40R55SE	GDDR3_CMD	FB B WE L
FB_C_CMD_RD	GDDR3_40R55SE	GDDR3_CMD	FB B UCKE
FB_D_CMD_RD	GDDR3_40R55SE	GDDR3_CMD	FB B LCKE
FB_C_CS0	GDDR3_40R55SE	GDDR3_CMD	FB B LCS0 L
FB_D_CS0	GDDR3_40R55SE	GDDR3_CMD	FB B DRAM RST
FB_C_CMD	GDDR3_40SE	GDDR3_CMD	FB B LMA<5..2>
FB_D_CMD	GDDR3_40SE	GDDR3_CMD	FB B UMA<5..2>
FB_C_WDQS0	GDDR3_40SE	GDDR3_DQS	FB B WDQS<0>
FB_D_WDQS0	GDDR3_40SE	GDDR3_DQS	FB B WDQS<1>
FB_C_WDQS2	GDDR3_40SE	GDDR3_DQS	FB B WDQS<2>
FB_D_WDQS2	GDDR3_40SE	GDDR3_DQS	FB B WDQS<3>
FB_C_RDQS0	GDDR3_40SE	GDDR3_DQS	FB B RDQS<0>
FB_D_RDQS0	GDDR3_40SE	GDDR3_DQS	FB B RDQS<1>
FB_C_RDQS2	GDDR3_40SE	GDDR3_DQS	FB B RDQS<2>
FB_D_RDQS2	GDDR3_40SE	GDDR3_DQS	FB B RDQS<3>
FB_C_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB B DQ<7..0>
FB_D_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB B DQ<15..8>
FB_C_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB B DQ<23..16>
FB_D_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB B DQ<31..24>
FB_C_DQM0	GDDR3_40SE	GDDR3_DATA	FB B DQM L<0>
FB_D_DQM0	GDDR3_40SE	GDDR3_DATA	FB B DQM L<1>
FB_C_DQM2	GDDR3_40SE	GDDR3_DATA	FB B DQM L<2>
FB_D_DQM2	GDDR3_40SE	GDDR3_DATA	FB B DQM L<3>
FB_C_WDQS0	GDDR3_40SE	GDDR3_DQS	FB B WDQS<4>
FB_D_WDQS0	GDDR3_40SE	GDDR3_DQS	FB B WDQS<5>
FB_C_WDQS2	GDDR3_40SE	GDDR3_DQS	FB B WDQS<6>
FB_D_WDQS2	GDDR3_40SE	GDDR3_DQS	FB B WDQS<7>
FB_C_RDQS0	GDDR3_40SE	GDDR3_DQS	FB B RDQS<4>
FB_D_RDQS0	GDDR3_40SE	GDDR3_DQS	FB B RDQS<5>
FB_C_RDQS2	GDDR3_40SE	GDDR3_DQS	FB B RDQS<6>
FB_D_RDQS2	GDDR3_40SE	GDDR3_DQS	FB B RDQS<7>
FB_C_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB B DQ<39..32>
FB_D_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB B DQ<47..40>
FB_C_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB B DQ<55..48>
FB_D_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB B DQ<63..56>
FB_C_DQM0	GDDR3_40SE	GDDR3_DATA	FB B DQM L<4>
FB_D_DQM0	GDDR3_40SE	GDDR3_DATA	FB B DQM L<5>
FB_C_DQM2	GDDR3_40SE	GDDR3_DATA	FB B DQM L<6>
FB_D_DQM2	GDDR3_40SE	GDDR3_DATA	FB B DQM L<7>


MUXGFX Net Properties


ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
LVDS_A_CLK	LVDS_85D	LVDS	LVDS A CLK P
LVDS_B_CLK	LVDS_85D	LVDS	LVDS A CLK N
LVDS_A_DATA	LVDS_85D	LVDS	LVDS A DATA P<2..0>
LVDS_B_DATA	LVDS_85D	LVDS	LVDS A DATA N<2..0>
LVDS_A_CLK	LVDS_85D	LVDS	LVDS B CLK P
LVDS_B_CLK	LVDS_85D	LVDS	LVDS B CLK N
LVDS_A_DATA	LVDS_85D	LVDS	LVDS B DATA P<2..0>
LVDS_B_DATA	LVDS_85D	LVDS	LVDS B DATA N<2..0>
LVDS_A_CLK	LVDS_85D	LVDS	LVDS CONN A CLK F P
LVDS_B_CLK	LVDS_85D	LVDS	LVDS CONN A CLK F N
LVDS_A_DATA	LVDS_85D	LVDS	LVDS CONN B CLK F P
LVDS_B_DATA	LVDS_85D	LVDS	LVDS CONN B CLK F N
LVDS_A_CLK	LVDS_85D	LVDS	LVDS CONN A CLK P
LVDS_B_CLK	LVDS_85D	LVDS	LVDS CONN A CLK N
LVDS_A_DATA	LVDS_85D	LVDS	LVDS CONN A DATA P<2..0>
LVDS_B_DATA	LVDS_85D	LVDS	LVDS CONN A DATA N<2..0>
LVDS_A_CLK	LVDS_85D	LVDS	LVDS CONN B CLK P
LVDS_B_CLK	LVDS_85D	LVDS	LVDS CONN B CLK N
LVDS_A_DATA	LVDS_85D	LVDS	LVDS CONN B DATA P<2..0>
LVDS_B_DATA	LVDS_85D	LVDS	LVDS CONN B DATA N<2..0>
DP_ML	DP_85D	DISPLAYPORT	DP ML C P<3..0>
DP_ML	DP_85D	DISPLAYPORT	DP ML C N<3..0>
DP_ML	DP_85D	DISPLAYPORT	DP ML P<3..0>
DP_ML	DP_85D	DISPLAYPORT	DP ML N<3..0>
DP_ML	DP_85D	DISPLAYPORT	DP ML CONN P<3..0>
DP_ML	DP_85D	DISPLAYPORT	DP ML CONN N<3..0>
DP_AUX_CH	DP_85D	DISPLAYPORT	DP AUX CH C P
DP_AUX_CH	DP_85D	DISPLAYPORT	DP AUX CH C N


G96 Net Properties


ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
GPU_CLK27M	CLK_SLOW_55S	CLK_SLOW	GPU CLK27M
GPU_CLK27M_SS	CLK_SLOW_55S	CLK_SLOW	GPU CLK27M SS
LVDS_EG_A_CLK	LVDS_85D	LVDS	LVDS EG A CLK P
LVDS_EG_B_CLK	LVDS_85D	LVDS	LVDS EG A CLK N
LVDS_EG_A_DATA	LVDS_85D	LVDS	LVDS EG A DATA P<2..0>
LVDS_EG_B_DATA	LVDS_85D	LVDS	LVDS EG A DATA N<2..0>
LVDS_EG_A_DATA3	LVDS_85D	LVDS	NC LVDS EG A DATA P<3>
LVDS_EG_B_DATA3	LVDS_85D	LVDS	NC LVDS EG A DATA N<3>
LVDS_EG_A_DATA	LVDS_85D	LVDS	LVDS EG B DATA P<2..0>
LVDS_EG_B_DATA	LVDS_85D	LVDS	LVDS EG B DATA N<2..0>
LVDS_EG_A_DATA3	LVDS_85D	LVDS	NC LVDS EG B DATA P<3>
LVDS_EG_B_DATA3	LVDS_85D	LVDS	NC LVDS EG B DATA N<3>
DP_ML	DP_85D	DISPLAYPORT	DP EG ML P<3..0>
DP_ML	DP_85D	DISPLAYPORT	DP EG ML N<3..0>
DP_AUX_CH	DP_85D	DISPLAYPORT	DP EG AUX CH P
DP_AUX_CH	DP_85D	DISPLAYPORT	DP EG AUX CH N
DP_AUX_CH	DP_85D	DISPLAYPORT	DP EG AUX CH C P
DP_AUX_CH	DP_85D	DISPLAYPORT	DP EG AUX CH C N

SYNC MASTER=K17 WFERRY		SYNC DATE=06/09/2009	
PAGE TITLE			
GPU (GT216) CONSTRAINTS			
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		107 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		98 OF 103	





SYNC MASTER=K17 REF		SYNC DATE=06/17/2009	
PAGE TITLE			
Ibex Peak-M Power Aliases			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	121 OF 132
		SHEET	101 OF 103





D

D

C


C


B

B

A

A



SYNC_MASTER=K17_WFERRY		SYNC_DATE=05/20/2009	
PAGE TITLE			
T57 Card Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	132 OF 132
		SHEET	103 OF 103