

## PCB STACK UP

LAYER 1 : TOP  
 LAYER 2 : GND  
 LAYER 3 : IN1  
 LAYER 4 : GND  
 LAYER 5 : SVCC  
 LAYER 6 : IN2  
 LAYER 7 : GND  
 LAYER 8 : BOT

## BLOCK DIAGRAM


FAN /THERMAL  
 EMC2103-2  
 Page32

Note :DP means Display Port Interface

Note :DDR3-1.35V support 1066~1333 MHz  
 DDR3-1.5V support 1066~1600 MHz

**DDR III**  
 SO-DIMM 0  
 SO-DIMM 1  
 Memory size MAX is 16GB per channel  
 Page12, 13


Dual Channel  
 1333/1600 MHz



**ANX3111**  
 Page25  
 DP to LVDS  
 LVDS  
 Page26

**Seymour XT**  
 Page14~Page22

**VGA**  
 Page24



**HDD (SATA)**  
 Page29  
 SATA0 6Gbit/s  
**ODD (SATA)**  
 Page29  
 SATA1 6Gbit/s

**USB3.0/USB2.0 COMBO**  
 Page31  
 USB 3.0  
 USB 2.0

**USB 2.0 X2**  
 Page31, 34  
 USB 2.0

**Bluetooth**  
 Page33  
 USB 2.0

**CCD**  
 Page33  
 USB 2.0

**Card Reader**  
 RTS5131-GR  
 Page34  
 USB 2.0

**Audio CODEC**  
 ALC269Q-VC2-GR  
 Page28  
 Azalia ( HDA bus )

**SPI ROM**  
 8M  
 Page09

**(IT8518 HX)**  
 Page35  
 X'TAL 32.768KHz

**HP Jack**

**MIC Jack**

**SPK**  
 Page28

**DMIC**  
 Page28

**SPI ROM**  
 Page35

**Touch Pad**  
 Page34

**Keyboard**  
 Page34

Discharge	Page37
Charge (BQ24737)	Page38
DDR3/0.75V (TP581216)	Page40
3V/5V (TP581123AARGER)	Page39
+1.1V_DUAL & 1.1V (TP5811211)	Page41
+1.2V_VDDPR/+2.5 (ISL6277HRT2-T)	Page42
VDD+/VDDNB_CORE (ISL6277HRT2-T)	Page43
DGPU (ISL6277HRT2-T)	Page44
1.8V	Page45
GPU	Page46

U2001F

PCI EXPRESS

GRAPHICS

GPP

UMI LINK

Trinity APU

TO ON BOARD LAN  
TO WLAN(27) PCIE\_RXP2\_LAN  
(27) PCIE\_RXN2\_LAN  
(30) PCIE\_RXP3  
(30) PCIE\_RXN3(8) UMI\_RXP0  
(8) UMI\_RXN0  
(8) UMI\_RXP1  
(8) UMI\_RXN1  
(8) UMI\_RXP2  
(8) UMI\_RXN2  
(8) UMI\_RXP3  
(8) UMI\_RXN3


+1.2V\_VDDPR R2001 196/F 6 P\_ZVDDP AG11

P\_ZVSS AH11 P\_ZVSS R2002 196/F 6

PCIE\_TXP2\_LAN (27)  
PCIE\_TXN2\_LAN (27)  
PCIE\_TXP3 (30)  
PCIE\_TXN3 (30)TO ON BOARD LAN  
TO WLAN(8) UMI\_TXP0  
(8) UMI\_TXN0  
(8) UMI\_TXP1  
(8) UMI\_TXN1  
(8) UMI\_TXP2  
(8) UMI\_TXN2  
(8) UMI\_TXP3  
(8) UMI\_TXN3PROJECT : LZ2C  
Quanta Computer Inc.

Size	Document Number	Rev
	APU 1/5(PCIE/UMI/GPP)	2A
Date:	Monday, January 09, 2012	
Sheet	2	of 51

REVIEW



Display port power 1.5V min 1.2v max : 1.65v

U2001C

ANALOG/DISPLAY/MISC

DP0 output to  
eDP to LVDS converterDP1 output to Hudson-M3  
for VGA translator interfacenote --HDMI P&N can not swap  
DP1 output to  
HDMI connector

Note: CLK\_APU\_HCLKP/N is 100MHZ SSC

Note: CLK\_DP\_NSSCP/N is 100MHZ non-SSC

EC-A-04

EC-A-03

Trinity APU

Thermal

THERMTRIP# shutdown temperature 125°C

APU\_PROCHOT# 可以當 input or output  
當Low時CPU會降 P- STATE

(8) APU\_PROCHOT#\_VDDIO

Display port power 1.5V min 1.2v max : 1.65v

LVDS

VGA

HDMI

EC-A-03

EC-A-03

EC-A-03

EC-A-03

FS1R1 signals is for detect CPU TYPE and protect it.  
FS1R1 CPU this pin is N.C  
FS1R2 CPU this pin is LOW  
can remove it at MPDMAACTIVE\_L controls  
entry and exit from the  
sleep and power states

SI

EC-A-05

+1.5V\_SUS

M\_TEST

M\_TEST CONNECTION TBD

APU\_TEST25\_L

APU\_TEST18

APU\_TEST19

APU\_TEST20\_SCANCLK2

APU\_TEST24\_SCANCLK1

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H

APU\_TEST25\_L

APU\_TEST25\_H


APU\_TEST25\_L

APU\_TEST25\_H




APU\_TEST25\_L

APU\_TEST25\_H










APU POWER TABLE		
PIN NAME	NET NAME	VOLTAGE
VDD	+VCC_CORE	+1.1V
VDDNB	+VDDNB_CORE	??
VDDIO	+1.5VSUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V




SI EMI



18A Maximum IDDNBSpike 22.5A



Trinity APU




# VID Override Circuit

(4,25,30,41,43) +1.5V  
(3,4,5,10,12,13,37,40,41,46,47) +1.5V\_SUS


06

Note:  
To override VID, Remove Rd, Re, Rf, install Rc  
set VID via SVC & SVD option RES.



BOOT VOLTAGE			
SVC	SVD	VFIX_+VDD =VCC/GND	VFIX_+VDD =OPEN
0	0	1.1	1.1
0	1	1.0	1.2
1	0	0.9	1.0
1	1	0.8	0.8





REVIEW





## SATA HDD/SSD

- (29) SATA\_TXP0  
(29) SATA\_TXN0  
(29) SATA\_RXN0  
(29) SATA\_RXP0  
(29) SATA\_TXP1  
(29) SATA\_TXN1  
(29) SATA\_RXN1  
(29) SATA\_RXP1

## SATA ODD

SATA PORTS DISTRIBUTION:  
0. SATA HDD/SSD  
1. SATA ODD  
2-5. NOT USED



PLACE SATA\_CAL RES VERY  
CLOSE TO BALL OF  
HUDSON-M2/M3

R199 10K 4 SATA\_CALRP AC28  
R190 93K 4 SATA\_CALRN AE27

+1.1V\_AVDD\_SATA

R198 10K 4 SB\_SATA\_LED# AD22

+3V

R170 10K 4

R178 10K 4

Integrated Clock Mode:  
Leave unconnected.

Q24

MMBT3904-7-F\_200MA

FCH\_PROCHOT#

(4) FCH\_PROCHOT#

(30) LAN\_DISABLE#

ODD\_PWR

LAN\_DISABLE#

FCH\_PROCHOT#\_C

BOARD ID1 AK15

BOARD ID2 AN16

BOARD ID3 AN16

BOARD ID4 K6

BOARD ID5 K3

BOARD ID6 K3

TEMPIN1/GPIO171

TEMPIN2/GPIO172

TEMPIN3/GPIO173

TEMPIN3/TALERT#/GPIO174

R278 10K 4

Hudson-M3

Model ID

ID4

0

1.4"

1

15"

Model ID

ID5

0

UMA

1

DIS

ID6 reserve

## BOARD ID SETTING

Board ID	ID1	ID2	ID3	Remark
SDV	0	0	0	
SIV	0	0	1	←
SIT	0	1	0	
SVT	0	1	1	
SOVP	1	0	0	
ID6 reserve				

Model ID	ID4
0	1.4"
1	15"

Model ID	ID5
0	UMA
1	DIS

## HUDSON-M2

Part 2 of 5

SD\_CLK/SCLK\_0/GPIO73

SD\_CMD/SLOAD\_0/GPIO74

SD\_C0#/GPIO75

SD\_WP#/GPIO76

SD\_DATA0/SDAT0\_0/GPIO78

SD\_DATA1/SDAT1\_0/GPIO77

SD\_DATA2/GPIO79

SD\_DATA3/GPIO80

GBE\_COL AC4

GBE\_CRS AD3

GBE\_MDCK AD2

GBE\_MDIO W10

GBE\_RXCLK AB2

GBE\_RXD3 AD3

GBE\_RXD2 AD2

GBE\_RXD1 AD1

GBE\_RXCTL/RXDV AD1

GBE\_RXERR AB7

GBE\_TXCLK AB7

GBE\_TXD3 AD3

GBE\_TXD2 AD2

GBE\_TXD1 AD1

GBE\_TXD0 AD0

GBE\_TXCTL/TXEN AD1

GBE\_PHY\_PD AC2

GBE\_PHY\_RST# AC2

GBE\_PHY\_INTR W9

SPI\_CLK/GPIO164

SPI\_D0#/GPIO163

SPI\_CLK/GPIO162

SPI\_CS#/GPIO165

ROM\_RST#/SPI\_WP#/GPIO161

VGA\_RED L30

VGA\_GREEN L32

VGA\_BLUE M29

VGA\_HSNC/GPIO68

VGA\_VSYN/GPIO69

VGA\_DDC\_SDA/GPIO70

VGA\_DDC\_SCL/GPIO71

VGA\_DAC\_RSET K31

AUX\_VGA\_CH\_P V28

AUX\_VGA\_CH\_N V29

AUXCAL U28

ML\_VGA\_L0P T31

ML\_VGA\_L0N T33

ML\_VGA\_L1P T29

ML\_VGA\_L1N T28

ML\_VGA\_L2P R32

ML\_VGA\_L2N R30

ML\_VGA\_L3P R29

ML\_VGA\_L3N R27

ML\_VGA\_HP/GPIO25

VIN0/GPIO176

VIN1/GPIO176

VIN2/SDAT0\_1/GPIO177

VIN3/SDAT0\_1/GPIO178

VIN4/SLOAD\_1/GPIO179

VIN5/SCLK\_1/GPIO180

VIN6/GBE\_STAT3/GPIO181

VIN7/GBE\_LED3/GPIO182

NC1 AG16

NC2 AH10

NC3 A28

NC4 G27

NC5 L4

Hudson-M3

Model ID

ID5

0

UMA

1

DIS

Model ID

ID5

0

UMA

1

DIS

Model ID

ID5

0

UMA

1

DIS

Model ID

ID5

0

UMA

1

DIS

Model ID

ID5



0

UMA


1

DIS

WINBOND(8M): AKE3EPF0N04  
MAX(8M): AKE3EPF0Z00  
BON(8M): AKE3EPF0Q00  
Socket: DFB08F9023



## CRT Hot-plug




(4,7,8,10,11,12,13,19,23,25,26,27,28,29,30,32,33,34,35,37,40,41,42,43,44,45,46,47) +3V  
(4,7,10,11,30,34,37) +1.1V\_AVDD\_SATA  
(19,23,24,25,26,29,32,33,37,47) +3V\_SS  
(10) +FCH\_VDDAN\_11\_MLDAC

PLACE ALL THE DECOUPLING CAPS ON  
THIS SHEET CLOSE TO SB AS POSSIBLE.

VDD-- S/B CORE power


(4,7,8,9,11,12,13,19,23,25,26,27,28,30,32,33,34,35,37,40,41,42,43,44,45,46,47) +3V  
(3,4,5,6,12,13,37,40,41,46,47) +1.5V\_SUS  
(9) +FCH\_VDDAN\_11\_MILDAC  
(4,7,9,11,30,34,37) +3V\_SS  
(37,41) +1.1V\_DUAL  
(7) +FCH\_VDD\_11\_SSUSBS\_S  
(41) +1.1V  
(8,26,27,29,34,35,37,38,39,42,45,46) +3VPCU





OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

## STRAPS PINS




### REQUIRED STRAPS

	-----	PCI_CLK1	-----	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	-----	ALLOW PCIE Gen2 DEFAULT	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	-----	FORCE PCIE Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	SPI ROM DEFAULT	S5 PLUS MODE ENABLED


## DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI\_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


### FCH PWRGD CKT





## DDR\_STD(DDR)




**Place these Caps near So-Dimm0.**



# DDR\_STD(DDR)



## Place these Caps near So-Dimm1.



**PROJECT : LZ2C**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>DDR3 SO-DIMM-1</b>	2A
Date:	Monday, January 09, 2012	Sheet 13 of 51







QUANTA

CONFIDENTIAL


FOR REVIEW





## 16



## 17








**PROJECT : LZ2C**  
**Quanta Computer Inc.**


Size	Document Number	Rev
	<b>Seymour -M2 BACO</b>	2A
Date:	Monday, January 09, 2012	

Sheet 19 of 51









TOP Right







PIN STRAPS



Memory Aperture size	
RAM_CFG[2:0]	Size
000	128MB
001	256MB
010	64MB
011	32MB


ROM Table		
HSYNC	VSYNC	Discription
0	0	No Audio
0	1	Any one by detect
1	0	DP only
1	1	Both DP & HDMI

VRAM Memory TYPE


Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP3 DVPDATA_3	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
Hynix	H5TQ1G63DFR-11C	AKD5LZWTW02 (64M*16-1Gb)	1GB	0	0	1	0
	H5TQ2G63BFR-11C	AKD5MGWTW00 (128M*16-1Gb)	2GB	0	0	0	0
	H5TQ2G63DFR-11C	AKD5MGWTW16 (128M*16-1Gb)	2GB	0	1	0	0
Samsung	K4W1G1646G-BC11	AKD5EGGT500 (64M*16-1Gb)	1GB	0	0	1	1
	K4W2G1646C-HC11	AKD5MGWT500 (128M*16-1Gb)	2GB	0	0	0	1


CONFIGURATION STRAPS				
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	DEFAULT	REMARK
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM (Only for GDDR5) 0 = DISABLE 1 = ENABLE	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX M25P10A: 101	000	See ROM table
BIF_GEN2_EN_A	GPIO2	0 = PCIE DEVICE AS 2.5GT/S CAPABLE 1 = PCIE DEVICE AS 5GT/S CAPABLE	1	
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only	0	
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.	11	See Audio table
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable	0	
VIP_DEVICE_STRAP_ENA VIP: Video Capture Port Interface	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.	0	

Thermal Sensor





Size Custom	Document Number <b>HDMI CONN</b>	Rev 2A
Date: Monday, January 09, 2012	Sheet 23 of 51	












LCDVCC




back light




 <b>PROJECT : LZ2C</b> <b>Quanta Computer Inc.</b>		
Size Custom	Document Number LCD CONN	Rev 2A
Date: Monday, January 09, 2012	Sheet 26	of 51




[illegible]



### Codec Power(ADO)




### Earphone(AMP)





### HDA Power(ADO)

\*Intel HDA Either +1.5V\_S5 or +3V\_S5




### System MIC(AMP)


(9,19,23,24,25,29,32,33,37,47)  
(4,7,8,9,10,11,12,13,19,23,25,26,27,29,30,32,33,34,35,37,40,41,42,43,44,45,46,47)

**Speaker(AMP)**


## PC BEEP




SATA HDD Connector.



SATA ODD Connector.




**PROJECT : LZ2C**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>SATA HDD/CD-ROM</b>	Rev 2A
Date: Monday, January 09, 2012	Sheet 29	of 51

# MiniCard WLAN connector

30





PCI-Express TX and RX  
direct to Connector

EC-B-09



EC-A-01

EC-C-01

ACS-88911-5204





EC-A-20




**PROJECT : LZ2C**  
**Quanta Computer Inc.**



Site Custom	Document Number	Rev
	MINI-Card WLAN	2A
Date: Monday, January 09, 2012	Sheet	30 of 51



### USB3.0 X 2/USB2.0 COMBO




### USB2.0\*1




# FAN CONTROL

(4,7,8,9,10,11,12,13,19,23,25,26,27,28,29,30,33,34,35,37,40,41,42,43,44,45,46,47)  
(9,19,23,24,25,28,29,33,37,47) +3V  
+5V

32







**PROJECT : LZ2C**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>FAN THERMAL</b>	Rev 2A
Date: Monday, January 09, 2012		Sheet 32 of 51




## CCD BOARD

**MMB**

(4,7,8,9,10,11,12,13,19,23,25,26,27,28,29,30,32,34,35,37,40,41,42,43,44,45,46,47) +3V  
(10,26,29,37,39,41,46) +15V  
(9,19,23,24,25,28,29,32,37,47) +5V

33

## BLUETOOTH



**PROJECT : LZ2C**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>BT/USB2.0*2</b>	2A
Date:	Monday, January 09, 2012	Sheet 33 of 51

## KEYBOARD

## EC-A-18

## EC-B-11

## POWER BOARD

## EC-A-32


## Touch pad

## LED

## Card reader B to B

**PROJECT : LZ2C**  
**Quanta Computer Inc.**

Size Custom Document Number K/B,T/P,LED,PB,CRB Rev 2A  
 Date: Monday, January 09, 2012 Sheet 34 of 51



# Screw for ME

36

VGA

HOLE18

HOLE20


DIS@H-TC5\_5BC4I3D3P2 DIS@H-TC5\_5BC4I3D3P2



SMT NUT H=4 / 7mm


EC-A-26

HOLE17




\*HG-TC276BC315D106P2

HOLE4




\*HG-TC276BC315D106P2

HOLE7




\*HG-TC6\_5IC3\_7BC8D2\_7P2-4

HOLE13



\*HG-TC276BC315D106P2


HOLE16



\*HG-TC276BC315D106P2


CPU BKT

HOLE9




\*C142D102N

HOLE11




\*SPAD-LZ2B-1NP

HOLE5




\*SPAD-LZ2B-2NP

HOLE1




\*H-O316X276ID91P2

HOLE2




\*H-C315IC126D106P2

HOLE3




\*H-O316X276ID91P2

HOLE6




\*H-TC217BC256D118P2

HOLE8




\*H-C86D86N

HOLE10




\*H-C86D86N

HOLE12




\*SPAD-RE2016X60NP

HOLE14



\*SPAD-LZ2B-3NP

HOLE15



\*SPAD-LZ2B-4NP



PROJECT : LZ2C

Quanta Computer Inc.

Size Custom

Document Number

HOLD & SKEW

Rev


2A

Date: Monday, January 09, 2012


Sheet 36 of 51

## DISCHARGE


+3V, +5V





3V\_S5, 5V\_S5




LANVCC































## ESD suggestion



## EMI suggestion



47

		<b>PROJECT : LZ2C</b>	
		<b>Quanta Computer Inc.</b>	
Size B	Document Number	ESD solution	Rev 2A
Date:	Monday, January 09, 2012	Sheet	47 of 51

2011

SDV~SIV


EC NO.	PG.	DATE	PART REFERENCE	DESCRIPTION
EC-A-01	30	08/23	CN21	Change connection form pin19 to pin 5 due to module choose as below #5: Liteon #5&#51: Cyber TAN POP R628 & R629
EC-A-02	26	08/23	C23	C23 change from 0603 to 0402
EC-A-03	4,8	08/23	U2001,U15	DELETE SOME TPS
EC-A-04	4	08/24	U2001	add pull high resistor R2053~R2057 for JTAG signals.
EC-A-05	4	08/24	R2033	reserve R2033 for Test35
EC-A-06	8	08/25	R189	change R189 to 0 ohm
EC-A-07	9	08/25	R280,R286,R292	pull up resistor from +3V to +3V_S5
EC-A-08	23	09/02	U49	U49.1 need connect to +3V to meet D.G.
EC-A-09	35	09/06	U35	move net +3V_GPU_EN_EC to pin 100
EC-A-10	5	09/06	U2001	add C2117 & C2116 & C2118 to improve +VDDNB_CORE ripple
EC-A-11	7	09/06	U15	change port 0 and port 8 setting
EC-A-12	38	09/06	PJP1	change pin define for PJP1
EC-A-13	34	09/06	R28	Pop R28 for K/B ID setting
EC-A-14	8	09/07	G3	Add short pad for RTC
EC-A-15	33	09/26	CN1	add pin5 for CN1
EC-A-16	34	09/26	CN9	change CN9 footprint
EC-A-17	31	10/05	CML3/CML4/CML6/R8406 R8410/R8405/R8409/R8198 R8200	add CML4(CX21SQ2L000) and delete R8406/R8410 for EMI request and CML3/4/6 change footprint to choke-dlw21s-4p add CML3&CML6(CX21SQ2L000) and delete R8405/R8409/R8198/R8200 for EMI request
EC-A-18	34	10/05	CA1~CA6	POP for EMI request
EC-A-19	34	10/05	C2119,C2120	add C2119 for CARDREADER_DET# and C2120 for CARDREADER_RST# from EMI request
EC-A-20	28 30	10/05	C501,C535 C530	change footprint to short pad from EMI request



**PROJECT : LZ2C**  
**Quanta Computer Inc.**

Size B	Document Number EC list1	Rev 2A
Date: Monday, January 09, 2012	Sheet 48	of 51

EC NO.	PG.	DATE	PART REFERENCE	DESCRIPTION
EC-A-21	26	10/05	R10/R27	Not support DCR & COLOR_ENGINE from customer request
EC-A-22	26	10/05	Q19,Q20,Q6	change to dual mosfet Q6
	23		Q34,Q35,Q39	change to dual mosfet Q39
	29		Q31,Q36,Q37	change to dual mosfet Q37
	29		Q27,Q28,Q2006	change to dual mosfet Q2006
EC-A-23	31	10/05	C8459	C8459 change to 1uF/10V/0402
EC-A-24	27	10/05	C513,C519	change to 4.7uF/6.3V/0603
	30		C528	
EC-A-25	15	10/05	U30	change GFX_CORE_CNTRL0/GFX_CORE_CNTRL1 for VBIOS setting
EC-A-26	31	10/05	C758	change to 1U/10V/X5R_4
	34		C757	
EC-A-27	36	10/06	hloe17	add hole 17
EC-A-28	32/35	10/06	R2498/R2499/R619/R622	reserve R2498/R2499/R619/R622 for EC control FAN
EC-A-29	8	10/06	U15	change dGPU_1.8V_PG to GPIO46
EC-A-30	35	10/06	R368	reserve for GPIO pin
EC-A-31				
EC-A-31				
EC-A-32	34	10/07	C760,C761	POP for EMI request
EC-A-32	35	10/7	C2015	Change from 220p to 22p, POP for EMI request
EC-A-33	27	10/14	C515,C516	Change from 27p to 33p, vendor test result.
EC-A-34	34	10/14	C197,C199,C203	Change from 1000p to 220p, POP for EMI request
EC-A-35	26	10/18	C2	Change from 0.1U to 220p, POP for EMI request
EC-A-36	33	10/14	C353,C355	Change from 10p to 220p, POP for EMI request
EC-B-01	10	11/04	R343	change R343 to power rail from Vin to +15V
EC-B-02	35	11/14	U10	reserve PWR_1V5_SUS_EN&PWR_1V5_SUS_PG:S3.5 function
EC-B-03	04	11/18	R2496,R2497	pop for EC can read graphic temp.
EC-B-04	23	11/18	R383,R385	tune resistor to meet AMD spec.
			R387,R388	
			R391,R392	
			R395,R402	

 <b>PROJECT : LZ2C</b> <b>Quanta Computer Inc.</b>		Size	Document Number	Rev
		Custom	EC list2	2A
Date: Monday, January 09, 2012		Sheet 49 of 51		

10

2011	SDV-SIV	EC NO.	PG.	DATE	PART DIFFERENCE	DESCRIPTION
		PEC-A-01	38,39,40,41,42	09/21	PJP4,PJP5,PJP6, PJP7,PJP8,PJP9,PJP32, PJP33,PJP34,PJP35, PJP36,PJP26,PJP29, PJP16,PJP17,PJP31	Change open pad to short pad.
		PEC-A-02	38,39,40,41,43,44	09/22	PC30,PC21,PC28,PC29, PC39,PC42,PC43,PC44, PC45,PC69,PC70,PC403, PC404,PC420,PC421, PC503,PC504,PC514, PC532,PC533,PC547, PC548,PC514,PC519, PC335,PC336	Change MLCC 10UF size from 1206 to 0805.
		PEC-A-03	38	09/22	PR32,PR37,PR71, PR78,PR74	Adjust AC plug-in detect function.
		PEC-A-04	39	09/22	PR81,PR82	PR81,PR82 change from 140K to 121K for 3V/5V OCP.
		PEC-A-05	40	09/22	PR100	PR100 change from 124K to 82.5K for 1.5VSUS OCP.
		PEC-A-06	41	09/22	PR440,PR444,PL20	PR440 change from 100K to 75K for 1.1V_DAIL OCP. PR440 change from 0.2ohm to 2.2 ohm for improve ringing voltage. PL20 change from 100K to 2.2ohm for improve ripple.
		PEC-A-07	42	09/22	PR455,PR458,PL21, PC440	PR455 change from 100K to 75K for 1.1V_DAIL OCP. PR458 change from 0.2ohm to 2.2 ohm for improve ringing voltage. PL21 change from 100K to 2.2ohm for improve ripple. add PC440 220UF cap for improve 1.5V output ripple.
		PEC-A-08	43	09/22	PU501	Change PU501 driver IC size from 2*2 to 2*2.
		PEC-A-09	43	09/22	PR508,PR525,PR533, PR534,PR551,PR550, PR566,PR558,PC509	Adjust VDDNB core load line/OCP/OTF function.
		PEC-A-10	44	09/22	PR347,PC330, PC327,PR350	Adjust GFX core OCP function.
		PEC-A-11	44	09/22		Change GFX core power budget for ATI Seymour XT(15w).
		PEC-A-12	45	09/08	PU9	Change from MAINON to DGPIU_1V_PG
		PEC-A-13	45	09/22	PR471	add pull high resistor PR471 for DGPIU_1.8V_PG.
		PEC-A-14	44	09/26	PC341	Reduce 1pcs GFX core 7343 size output Cap for ATI Seymour XT(15w).
		PEC-A-15	43	09/26	PL502,PL503	Change VDD core choke footprint for SMT request.
		PEC-A-16	38	09/26	PQ26	Delete AQ4427 MOSFET from BOM source.
		PEC-A-17	38	09/29	PQ101,PR701,PQ731, PR65,PR60,PR26,PR66, PR3004,PR9005,	Adjust Battery discharge function.
		PEC-A-18	38	09/29	EL5	add charger input bead for EMI.
		PEC-A-19	37,38,39,40,41,42,45,46,	10/04	PC429,PC408,PC399, PC393,PC51,PC431, PC435,PC392,PC396, PC430,PC41,PC398,PC390, PC385,PC58,PC78,PC58, PC359,PC393,PC128, PC123	Change P/N from CH4104R9B03 to CH41002KB93.
		PEC-A-20	38	10/04	PD6,PD8,PD2, PD6,PD7,PD8002	Change P/N from BC1SS355Z07 to BC1SS355Z21.
		PEC-A-21	39	10/04	PC46	Change P/N from CH61001ME96 to CH6102KB01.
		PEC-A-22	39	10/04	PC56,PC59	Change P/N from CH5472K9A02 to CH5472M9901.
		PEC-A-23	40,41,42,45,46	10/04	PC74,PC72,PC127, PC122,PC126,PC121, PC412,PC351,PC430, PC348,PC350,PC365, PC358,PC349,PC357, PC352,PC366	Change P/N from CH61001ME96 to CH6101M9905.
		PEC-A-24	42,45,46	10/04	PQ155,PQ91,PQ157	Change P/N from BA039040019 to BA039040040.
		PEC-A-25	44	10/04	PR360	Change P/N from CS37682FB00 to CS37672FB15.
		PEC-A-26	37,44,45,46	10/17	PQ123,PQ124,PQ125, PQ126,PQ139,PQ140, PQ82,PQ102,PQ101, PQ85,PQ116,PQ119, PQ88,PC26,PQ87,PQ89, PQ84,PQ85	change to dual mosfet.
		PEC-A-27	44	10/20	PC327	POP for power request.
		PEC-B-01	38	11/18	PR64	Adjust Battery discharge function.
		PEC-B-02	38	11/22	PR35	Change footprint from RC0603 to RC1206.