

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
8	0003549590	ENGINEERING RELEASED	2014-12-19

X304 MLB SCHEMATIC - DVT


Fri Dec 19 12:14:48 2014

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	YHARTANTO_J44	12/21/2012
2	2	BOM Configuration	SHART_J44	11/27/2012
3	3	BOM Configuration	J14	09/04/2012
4	4	PD Parts	LDUWH_J44	01/13/2013
5	5	CPU GFX,NCTF,RSVD	J41	10/23/2012
6	6	CPU Misc,JTAG,CFG,RSVD	J41	10/23/2012
7	7	CPU LPDDR3 Interfaces	J41	10/23/2012
8	8	CPU & PCH Power	J41	10/23/2012
9	9	CPU & PCH Grounds	J41	10/23/2012
10	10	CPU Decoupling	J41	10/23/2012
11	12	PCH Decoupling	J41	10/23/2012
12	13	PCH Audio/JTAG/SATA/CLK	J41	12/17/2012
13	14	PCH PM/PCI/GFX	J41	02/21/2013
14	15	PCH PCIE,USB,LPC,SPI,SMBus	J41	10/23/2012
15	16	PCH GPIO/MISC/LPIO	J41	01/19/2013
16	18	CPU/PCH Merged XDP	WFEREV_J43	12/21/2012
17	19	Chipset Support	J41	01/30/2013
18	20	Project Chipset Support	J41	10/23/2012
19	22	LPDDR3 VREF Margining	YHARTANTO_J44	01/02/2013
20	23	LPDDR3 DRAM Channel A (00-31)	J41_MLB	02/06/2013
21	24	LPDDR3 DRAM Channel A (32-63)	J41_MLB	02/06/2013
22	25	LPDDR3 DRAM Channel B (00-31)	J41_MLB	02/06/2013
23	26	LPDDR3 DRAM Channel B (32-63)	J41_MLB	02/06/2013
24	27	LPDDR3 DRAM Termination	J41_MLB	02/06/2013
25	28	Thunderbolt Host (1 of 2)	T29_RR	01/19/2013
26	29	Thunderbolt Host (2 of 2)	T29_RR	12/17/2012
27	30	Thunderbolt Mobile Support	T29_RR	11/19/2012
28	32	Thunderbolt Connector A	T29_RR	10/26/2012
29	33	Thunderbolt Connector B	T29_RR	10/26/2012
30	34	DDC Crossbar	J14	10/23/2012
31	35	Wireless Support	J41	11/01/2012
32	37	SSD Connector	YHARTANTO_J44	12/18/2012
33	39	Camera (1 of 2)	J45	01/24/2013
34	40	Camera (2 of 2)	J41	12/21/2012
35	46	External A USB3 Connector	J41	10/23/2012
36	48	Keyboard & Trackpad (1 of 2)	JACK_J52	01/28/2014
37	49	Keyboard & Trackpad (2 of 2)	JACK_J52	01/31/2014
38	50	SMC	JACK_J52	11/07/2013
39	51	SMC Shared Support	JACK_J52	10/24/2013
40	52	SMC Project Support	JACK_J52	11/07/2013
41	53	SMBus Connections	GROO_J52	12/06/2013
42	54	Power Sensors: High Side	JACK_J52	12/15/2013


Page	(.csa)	Contents	Sync	Date
43	55	Power Sensors: Load Side	JACK_352	12/06/2013
44	56	Power Sensors: Extended	JACK_352	10/26/2013
45	58	Thermal Sensors	YHARTANTO_344	01/07/2013
46	60	Fan	J41	10/23/2012
47	61	SPI Debug Connector	YHARTANTO_344	01/09/2013
48	62	Audio: Codec, Analog	JCURCIO_344	05/13/2013
49	63	Audio: Codec, Digital	JCURCIO_344	07/25/2013
50	64	Audio: Speaker Amps	DIRK_344	01/09/2013
51	65	Audio: Jack Support	JCURCIO_344	07/25/2013
52	66	Audio: Jack Translators	JCURCIO_344	05/13/2013
53	70	DC-In & Battery Connectors	YHARTANTO_344	01/09/2013
54	71	PBus Supply & Battery Charger	AHARTHAN_352	11/06/2013
55	72	CPU VR12.6 VCC Regulator IC	J41	10/23/2012
56	73	CPU VR12.6 VCC Power Stage	J41	10/23/2012
57	74	LPDDR3 Supply	J41_MLB	05/21/2013
58	75	5V & 3.3V Power Supply	J14	10/23/2012
59	76	1.05V Power Supply	AHARTHAN_352	10/29/2013
60	77	LCD & KBD Backlight Driver	SHART_344	11/20/2012
61	78	Misc Power Supplies	AHARTHAN_352	11/06/2013
62	79	X239 Power Supply	AHARTHAN_352	11/06/2013
63	80	Power FETs	J41	10/23/2012
64	81	Power Control	AHARTHAN_352	11/06/2013
65	83	eDP Display Connector	GKOO_352	05/04/2014
66	95	RIO Connector	GKOO_352	05/01/2014
67	97	Display Mux: HDMI vs DP	SHAMAN_344	01/29/2013
68	100	Power Aliases	SHART_344	01/14/2013
69	102	Signal Aliases	SHART_344	11/19/2012
70	103	Memory Bit & Byte Swizzle	AHARTHAN_352	10/29/2013
71	104	Functional & ICT Test	GKOO_352	12/06/2013
72	110	PCB Rule Definitions	YHARTANTO_344	12/14/2012
73	111	CPU Constraints	YHARTANTO_344	01/13/2013
74	112	USB Constraints	YHARTANTO_344	01/07/2013
75	113	PCH Constraints	YHARTANTO_344	01/08/2013
76	114	Memory Constraints	YHARTANTO_344	01/02/2013
77	115	TBT, DP, HDMI Constraints	GKOO_352	12/06/2013
78	116	Camera Constraints	YHARTANTO_344	01/09/2013
79	117	SMC Constraints	YHARTANTO_344	01/02/2013
80	118	Project Specific Constraints	YHARTANTO_344	01/04/2013
81	119	PCIe Constraints	YHARTANTO_344	01/13/2013
82	120	Reference	J14	10/23/2012


Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-1573	1	SCHEM,MLB,X304	SCH	CRITICAL	
820-4924	1	PCBF,MLB,X304	PCB	CRITICAL	

DRAWING TITLE		SCHEM, MLB, X304	
	Apple Inc.		
	DRAWING NUMBER		SIZE
	051-1573		D
	REVISION		
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		dvt1	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		1 OF 120	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		1 OF 82	

<



SYNC MASTER=L0UNN J44		SYNC DATE=01/13/2013	
PAGE TITLE			
PD Parts			
 Apple Inc.		DRAWING NUMBER	051-1573
		SIZE	D
		REVISION	8.0.0
		BRANCH	dvt1
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	4 OF 120
		SHEET	4 OF 82

BOM_COST_GROUP=PD PARTS

D

C

B




A

D

C

B

A



BOM_COST_GROUP=CPU

SYNC MASTER=J41 SYNC DATE=10/23/2012


PAGE TITLE

CPU Misc,JTAG,CFG,RSVD



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER 051-1573
REVISION 8.0.0
BRANCH dvt1
PAGE 6 OF 120
SHEET 6 OF 82



BDW-ULT current estimates from Broadwell Mobile ULT Processor EDS vol.1 Doc# 514405, Rev.: 0.9v1
Wildcat Point-LP current estimates from Wildcat Point-LP PCH EDS, Doc# 515621, Rev. 0.9
Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.




OMIT_TABLE
CRITICAL

U0500
ROADWELL-ULT
2C+GT2
BGA
SYM 12 OF 19
HSW ULT POWER


=PPVCC S0 CPU 8 10 44 68
32A Max


C36	
C40	
C44	
C48	
C52	
C56	
E23	
E25	
E29	
E31	
E33	
E35	
E37	
E39	
E41	
E43	
E45	
E47	
E49	
E51	
E53	
E55	
F57	
F24	
F28	
F32	
F36	
F40	
F44	
F48	
F52	
F56	
G23	
G25	
G27	
G29	
G31	
G33	
G35	
G39	
G41	
G43	
G45	
G47	
G49	
G51	
G53	
G55	
G57	
H23	
J23	
K23	
K57	
L22	
M23	
M57	
P57	
U57	
W57	

SYNC MASTER=J41		SYNC DATE=10/23/2012
PAGE TITLE		


CPU & PCH Power		DRAWING NUMBER	SIZE
 Apple Inc.		051-1573	D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			dvt1
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	8 OF 120
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED			8 OF 82


BOM_COST_GROUP=CPU



SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
CPU & PCH Grounds			
 Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	9 OF 120
		SHEET	9 OF 82

BOM_COST_GROUP=CPU








PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	1	CAP,CER,10UF,20%,6.3V,HRZTL,0402	C1262	CRITICAL	


Wildcat Point-LP current estimates from Wildcat Point-LP PCH EDS, Doc# 515621, Rev. 0.9 as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.

BOM_COST_GROUP=CPU

SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
PCH Decoupling			
	DRAWING NUMBER		SIZE
	051-1573		D
Apple Inc.		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		dvt1	
PAGE		12 OF 120	
SHEET		11 OF 82	










Pull-up/down on chipset support page (depends on TBT controller)
Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).

Pull-up on TBT page
Requires connection to SMC via 1K series R


SYNC MASTER=J41		SYNC DATE=01/19/2013	
PAGE TITLE			
PCH GPIO/MISC/LPIO			
 Apple Inc.		DRAWING NUMBER	051-1573
		SIZE	D
		REVISION	8.0.0
		BRANCH	dvt1
NOTICE OF PROPRIETARY PROPERTY:		PAGE	16 OF 120
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	15 OF 82
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM COST GROUP=CPU







PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
197S0480	1	XTAL, 25MHZ, 20PPM, 12PF, 3.2X2.5X.6MM, 85C	Y1905		

SYNC MASTER=J41		SYNC DATE=01/30/2013	
PAGE TITLE			
Chipset Support			
 Apple Inc.		DRAWING NUMBER	051-1573
		SIZE	D
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		PAGE	19 OF 120
THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	17 OF 82
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=CPU SUPPORT



SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
Project Chipset Support			
 Apple Inc.		DRAWING NUMBER	051-1573
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	20 OF 120
		SHEET	18 OF 82

BOM_COST_GROUP=CPU SUPPORT

D

C

D

C



B


A

A

A

BOM COST GROUP=CPU SUPPORT

LPDDR3 CHANNEL A (0-31)



D



B

A


D

C

B

A

LPDDR3 CHANNEL B (0-31)



D



B


A


D


C

B

A








PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	8	CAP,CER,10UF,20%,6.3V,HRZTL,0402		CRITICAL	

C2920,C2921,C2922,C2923,C2950,C2951,C2952,C2953


EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=T29 RR		SYNC DATE=12/17/2012	
PAGE TITLE			
Thunderbolt Host		(2 of 2)	
 Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	29 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	26 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=TBT

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

BOM options provided by this page:
(NONE)

[illegible]BOM COST GROUP=TBT

D

C

B

A

D

C


B

A


DDC Pull-Ups

2.2k pull-ups are required by PCH to indicate active display interface.
DP++ spec violation, should remove!


NOTE: Only DDC_DATA is sensed, so DDC_CLK pull-ups are unstuffed.




Second FET needed for dual-port designs.
CONNECTS TO TBTBTS_PWREN_L ON PAGE 30.




BOM_COST_GROUP=TBT


SYNC MASTER=J14		SYNC DATE=10/23/2012	
PAGE TITLE			
DDC Crossbar			
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
	BRANCH	dvt1	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	34 OF 120
		SHEET	30 OF 82



PCIe Wake Muxing

BLUETOOTH

SYNC MASTER=J41		SYNC DATE=11/01/2012	
PAGE TITLE			
Wireless Support		DRAWING NUMBER	SHEET
 Apple Inc.		051-1573	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		8.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		dvt1	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		35 OF 120	
IV ALL RIGHTS RESERVED		SHEET	
		31 OF 82	




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	2	CAP,CER,10UF,20%,6.3V,HRZTL,0402	C3931,C3933	CRITICAL	



DDR_AD00	L3	MEM_CAM_A<0>	L3
DDR_AD01	M4	MEM_CAM_A<1>	M4
DDR_AD02	N3	MEM_CAM_A<2>	N3
DDR_AD03	M3	MEM_CAM_A<3>	M3
DDR_AD04	M1	MEM_CAM_A<4>	M1
DDR_AD05	M2	MEM_CAM_A<5>	M2
DDR_AD06	F4	MEM_CAM_A<6>	F4
DDR_AD07	N2	MEM_CAM_A<7>	N2
DDR_AD08	F3	MEM_CAM_A<8>	F3
DDR_AD09	F2	MEM_CAM_A<9>	F2
DDR_AD10	J4	MEM_CAM_A<10>	J4
DDR_AD11	R2	MEM_CAM_A<11>	R2
DDR_AD12	L1	MEM_CAM_A<12>	L1
DDR_AD13	F1	MEM_CAM_A<13>	F1
DDR_AD14	R4	MEM_CAM_A<14>	R4

DDR_DQ00	E3	MEM_CAM_DQ<0>	E3
DDR_DQ01	E4	MEM_CAM_DQ<1>	E4
DDR_DQ02	D3	MEM_CAM_DQ<2>	D3
DDR_DQ03	F3	MEM_CAM_DQ<3>	F3
DDR_DQ04	F1	MEM_CAM_DQ<4>	F1
DDR_DQ05	F2	MEM_CAM_DQ<5>	F2
DDR_DQ06	F4	MEM_CAM_DQ<6>	F4
DDR_DQ07	F2	MEM_CAM_DQ<7>	F2
DDR_DQ08	B5	MEM_CAM_DQ<8>	B5
DDR_DQ09	C3	MEM_CAM_DQ<9>	C3
DDR_DQ10	B1	MEM_CAM_DQ<10>	B1
DDR_DQ11	B4	MEM_CAM_DQ<11>	B4
DDR_DQ12	A5	MEM_CAM_DQ<12>	A5
DDR_DQ13	C5	MEM_CAM_DQ<13>	C5
DDR_DQ14	B2	MEM_CAM_DQ<14>	B2
DDR_DQ15	B3	MEM_CAM_DQ<15>	B3

DDR_BA0	K3	MEM_CAM_BA<0>	K3
DDR_BA1	L2	MEM_CAM_BA<1>	L2
DDR_BA2	K2	MEM_CAM_BA<2>	K2
DDR_CR_P0	H2	MEM_CAM_CLK_P	H2
DDR_CR_N0	G2	MEM_CAM_CLK_N	G2
DDR_DM0	C1	MEM_CAM_DM<0>	C1
DDR_DM1	C4	MEM_CAM_DM<1>	C4
DDR_ZQ	G3	MEM_CAM_ZQ_S2	G3
DDR_CKE	J3	MEM_CAM_CKE	J3
DDR_CS*	L4	MEM_CAM_CS_L	L4

DDR_DQS_P0	E2	MEM_CAM_DQS_P<0>	E2
DDR_DQS_N0	D2	MEM_CAM_DQS_N<0>	D2
DDR_DQS_P1	A2	MEM_CAM_DQS_P<1>	A2
DDR_DQS_N1	A3	MEM_CAM_DQS_N<1>	A3
DDR_RAS*	H3	MEM_CAM_RAS_L	H3
DDR_WE*	J2	MEM_CAM_WE_L	J2
DDR_CAS*	H4	MEM_CAM_CAS_L	H4
DDR_RESET*	R3	MEM_CAM_RESET_L	R3

SYNC MASTER=J45		SYNC DATE=01/24/2013	
PAGE TITLE		Camera (1 of 2)	
 Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	39 OF 120
		SHEET	33 OF 82



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0801	2	CAP, CER, 10UF, 20%, 6.3V, HRZTL, 0402	C4002, C4003	CRITICAL	


Camera (2 of 2)


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER		051-1573	SIZE	D
REVISION		8.0.0		
BRANCH		dvt1		
PAGE		40 OF 120		
SHEET		34 OF 82		

BOM_COST_GROUP=CAMERA





SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
External A USB3 Connector			
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE
	REVISION	8.0.0	D
	BRANCH	dvt1	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	46 OF 120
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		SHEET	35 OF 82
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=IO PORTS



PAGE TITLE		PAGE NUMBER	
Keyboard & Trackpad (1 of 2)		051-1573	
Apple Inc.		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		dvt1	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		48 OF 120	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		36 OF 82	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






NOTE:
SMS INTERRUPT IS NOT USED, PULL UP TO SMC RAIL.

NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=JACK J52		SYNC DATE=11/07/2013	
PAGE TITLE			
SMC		DRAWING NUMBER	
Apple Inc.		051-1573	
REVISION		SIZE	
8.0.0		D	
BRANCH		PAGE	
dvt1		50 OF 120	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		38 OF 82	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=SMC



SMC12 ADC Assignments

Thermal Alerts

Hall Effect Pads

D

D

C

C

B

B


A

A






38	OUT	SMC_ADC0	=	SMC_CPU_HI_ISENSE	IN	42
38	OUT	SMC_ADC1	=	SMC_PBUS_VSENSE	IN	42
38	OUT	SMC_ADC2	=	SMC_BMON_ISENSE	IN	42
38	OUT	SMC_ADC3	=	SMC_DCIN_ISENSE	IN	42
38	OUT	SMC_ADC4	=	SMC_DCIN_VSENSE	IN	42
38	OUT	SMC_ADC5	=	SMC_BMON_DISCRETE_ISENSE	IN	42
38	OUT	SMC_ADC6	=	SMC_CPU_ISENSE	IN	43
38	OUT	SMC_ADC7	=	SMC_OTHER5V_HI_ISENSE	IN	42
38	OUT	SMC_ADC8	=	SMC_OTHER3V3_HI_ISENSE	IN	42
38	OUT	SMC_ADC9	=	SMC_DDR_ISENSE	IN	43
38	OUT	SMC_ADC10	=	SMC_LCDBKIT_ISENSE	IN	42
38	OUT	SMC_ADC11	=	SMC_TPAD_ISENSE	IN	42
38	OUT	SMC_ADC12	=	SMC_DDR1V8_ISENSE	IN	43
38	OUT	SMC_ADC13	=	SMC_SSD_ISENSE	IN	43
38	OUT	SMC_ADC14	=	SMC_PP3V3S0_ISENSE	IN	43
38	OUT	SMC_ADC15	=	SMC_CAMERA_ISENSE	IN	44
38	OUT	SMC_ADC16	=	SMC_TPAD_VSENSE	IN	42
38	OUT	SMC_ADC17	=	SMC_PP5VS0_ISENSE	IN	42
38	OUT	SMC_ADC18	=	SMC_CPUDDR_ISENSE	IN	43
38	OUT	SMC_ADC19	=	SMC_PCH_ISENSE	IN	43
38	OUT	SMC_ADC20	=	SMC_CPU_VSENSE	IN	44
38	OUT	SMC_ADC21	=	SMC_LCDPANEL_ISENSE	IN	44
38	OUT	SMC_ADC22	=	SMC_CPU_IMON_ISENSE	IN	44
38	OUT	SMC_ADC23	=	SMC_TBT_ISENSE	IN	44

SMC12 Pin Assignments

38	SMBUS_SMC_4_ASF_SCL	=	NC_SMBUS_SMC_4_ASF_SCL	
38	SMBUS_SMC_4_ASF_SDA	=	NC_SMBUS_SMC_4_ASF_SDA	
38	BDV_BKL_PWM	=	NC_SMC_TPAD_BOOST_DISABLE_L	
38	SMC_SYS_LED	=	NC_SMC_SYS_LED	
38	SMC_GFX_THROTTLE_L	=	NC_SMC_GFX_THROTTLE_L	
38	SMC_GFX_OVERTEMP	=	NC_SMC_GFX_OVERTEMP	
38	SMC_FAN_1_CTL	=	NC_SMC_FAN_1_CTL	
38	SMC_FAN_1_TACH	=	NC_SMC_FAN_1_TACH	
38	SMC_5VSW_PWR_EN	=	NC_SMC_5VSW_PWR_EN	
38	SMC_FAN_5_CTL	=	NC_SMC_FAN_5_CTL	
38	SMC_BIL_BUTTON_L	=	NC_SMC_BIL_BUTTON_L	
38	MEM_EVENT_L	=	NC_MEM_EVENT_L	
38	SMC_PWRFAIL_WARN_L	=	NC_SMC_PWRFAIL_WARN_L	



Top Block Swap



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
677-01216	1	SUBASSY,PCBA,HALL EFFECT,X304	J5250	CRITICAL	

639-00525 (PCBA,HALL EFFECT,X304) REPORTS TO 677-01216


Specify one of these BOM GROUPS.

BOM GROUP	BOM OPTIONS
CPUTHRM:BOTH	CPUTHRM_THRM:SMC,CPUTHRM_ALRT:SMC
CPUTHRM:THRM	CPUTHRM_THRM:SMC,CPUTHRM_ALRT:PU
CPUTHRM:ALRT	CPUTHRM_THRM:PU,CPUTHRM_ALRT:SMC
CPUTHRM:NONE	CPUTHRM_THRM:PU,CPUTHRM_ALRT:PU

Specify one of these BOM GROUPS.

BOM GROUP	BOM OPTIONS
TBTTHRM:BOTH	TBTTHRM_THRM:SMC,TBTTHRM_ALRT:SMC
TBTTHRM:THRM	TBTTHRM_THRM:SMC,TBTTHRM_ALRT:PU
TBTTHRM:ALRT	TBTTHRM_THRM:PU,TBTTHRM_ALRT:SMC
TBTTHRM:NONE	TBTTHRM_THRM:PU,TBTTHRM_ALRT:PU

Requires EMC1412-1 or EMC1412-2 instead of EMC1412-A, new APN needs to be created.



BOM_COST_GROUP=SMC

SMC Project Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1573

REVISION

8.0.0

BRANCH

dvt1

PAGE


52 OF 120

SHEET

40 OF 82


SIZE

D




CPU High Side Current Sense (IC0R)

Gain: 100x, EDP: 10.5 A
Rsense: 0.003 (R5400)
Vsense: 31.5 mV, Range: 11 A
SMC ADC: 00




OTHER 5V High Side Current Sense (IO5R)

Gain: 100x, EDP: 6 A
Rsense: 0.005 (R5410) or Rsense SHORT
Vsense: 30 mV, Range: 6.6 A
SMC ADC: 07




OTHER 3.3V High Side Current Sense (IO3R)

Gain: 200x, EDP: 5 A
Rsense: 0.003 (R5440) or Rsense SHORT
Vsense: 15 mV, Range: 5.5 A
SMC ADC: 08




LCD Backlight Current Sense (IBLC)

Gain: 100x, EDP: 0.9 A
Rsense: 0.025 (R7700)
Vsense: 22.5 mV, Range: 1.32 A
SMC AD: 10




Trackpad Actuator X239 Current Sense (ITPC)

Gain: 4.99x, EDP: 2.61 A (Transient)
Rsense: 0.02 (R5460)
Vsense: 261 mV, Range: 5 A
SMC ADC: 11




PBUS Voltage Sense & Enable (VP0R)

Gain: 0.167x
Vnominal: 12.6 V, Range: 19.7 V
SMC ADC: 01




DC In Voltage Sense & Enable (VD0R)

Gain: 0.148x
Vnominal: 16.5 V, Range: 22.29 V
SMC ADC: 04




Charger (BMON) Current Sense (IPBR)

Charger Gain: 36x, EDP: 8 A
Rsense: 0.005 (R7150) PLACE_NEAR=U5000.F2:5MM
SMC ADC: 02




DC-IN (AMON) Current Sense (ID0R)

Charger Gain: 20x, EDP: 4.6 A
Rsense: 0.020 (R7120) PLACE_NEAR=U5000.F1:5MM
SMC ADC: 03




Trackpad Actuator X239 Voltage Sense (VTPC)

Gain: 0.10771
Vnominal: 28 V, Range: 30.64 V
SMC ADC: 16



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5419,C5449		OTHERRC:NO
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5459		LOADRC:NO
117S0008	1	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5469		TPADRC:NO

Final Filter RC TBD



SYNC MASTER=JACK J52		SYNC DATE=12/15/2013	
PAGE TITLE		Power Sensors: High Side	
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	54 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C




A

D

D


Thunderbolt TBT Current/Voltage Sense (IHSC/VHSC)



C

C


LCD Panel Current Sense (ILDC)



B

B

Camera (S2 Controller) Current Sense (ICMC)




A


A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5619,C5629		LOADRC:NO
117S0008	1	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5679		BMONRC:NO
117S0008	1	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5649		TBTRC:NO


CPU High Side (IC0R) Peak Detection Support




Battery BMON Discrete Current Sense (IP0R) & Threshold Alert



CPU Core Voltage Sense (VC0C)



CPU Core IMON Current Sense (IC2C)



SYNC MASTER=JACK J52

SYNC DATE=10/26/2013

Power Sensors: Extended

Apple Inc.

DRAWING NUMBER

051-1573

REVISION

8.0.0

BRANCH

dvt1

PAGE

56 OF 120

SHEET


44 OF 82

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

Thermal Sensor A:
Thunderbolt Die, MLB Proximity

I2C Write: 0xD8, I2C Read: 0xD9

Thermal Diode: TBT Die (THSP)
Placement Note:
The P leg connects to THERMDA pin of the TBT chip, the N leg connect to pin AA8.



Thermal Sensor B & CPU High Peak Detection:
CPU Proximity, Memory Proximity, Airflow, Fin Stack Proximity


I2C Write: 0x98, I2C Read: 0x99

Thermal Diode: Airflow (TA0P)
Placement Note:
Place Q5871, Airflow thermal indicator, above the SSD, on the BOTTOM side.


Thermal Diode: Memory Proximity (TM0P)
Placement Note:
Place Q5872 between two rows of Memory devices, between channel A and B, on the BOTTOM side.

Thermal Diode: CPU Proximity (TC0P)
Placement Note:
Place Q5873 under the CPU, on the BOTTOM side.

Thermal Sensor: Fin Stack Proximity (Th1H)
Placement Note:
Place U5870 at corner near Fan, on the TOP side.



Placement Note: Place C5800 and C5801 near Q5871.




SYNC MASTER=YHARTANTO J44		SYNC DATE=01/07/2013	
PAGE TITLE		Thermal Sensors	
Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	58 OF 120
		SHEET	45 OF 82
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=SENSORS

FAN CONNECTOR


KEEP THE 5 PIN CONNECTOR FROM D1




Placement Note: Place C6002 and C6003 near Q6060



www.vinafix.vn



SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
Fan			
	DRAWING NUMBER		SHEET
	051-1573		D
Apple Inc.		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		dvt1	
PAGE		60 OF 120	
SHEET		46 OF 82	

BOM_COST_GROUP=FAN




SPI ROM
Quad-I/O Mode (Mode 0 & 3) supported.
SPI Frequency: 50MHz for CPU, 20MHz for SMC.

SPI+SWD SAM Connector




Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

SPI Bus Series Termination





Sam Card ROM Slave

SPI ROM Slave

SYNC MASTER=YHARTANTO J44		SYNC DATE=01/09/2013	
PAGE TITLE			
SPI Debug Connector			
 Apple Inc.		DRAWING NUMBER	051-1573
		SIZE	D
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	61 OF 120
		SHEET	47 OF 82

BOM_COST_GROUP=CPU SUPPORT



SYNC MASTER=JCURCIO J44		SYNC DATE=07/25/2013	
PAGE TITLE			
Audio: Codec,Digital			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-1573		D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		dvt1	
PAGE		63 OF 120	
SHEET		49 OF 82	

8

7

6

5

4


3

2

1

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)

APN: 353S2888 & 353S2958
GAIN = +3 DB
1ST ORDER FC (L&R) = NOM 569 HZ
1ST ORDER FC (SUB) = NOM 9 HZ



Placement Note: Place C6447 and C6452 near U6420

Placement Note: Place C6448 and C6449 near U6430

Placement Note: Place C6450 near U6410

Placement Note: Place C6451 near U6440


NCX 1 C6447 0.0022UF 50V CERM-X7R 0603
NCX 1 C6452 0.0022UF 50V CERM-X7R 0603


NCX 1 C6448 0.0022UF 50V CERM-X7R 0603
NCX 1 C6449 0.0022UF 50V CERM-X7R 0603


NCX 1 C6450 0.0022UF 50V CERM-X7R 0603

NCX 1 C6451 0.0022UF 50V CERM-X7R 0603

BOM_COST_GROUP=AUDIO

SYNC MASTER=DIRK J44		SYNC DATE=01/09/2013	
PAGE TITLE			
Audio: Speaker Amps			
 Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt1
		PAGE	64 OF 120
		SHEET	50 OF 82





CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL
HP/HS OUT	0X02 (2)	0X02 (2)	0X10 (16)	N/A
TWEETERS	0X03 (3)	0X03 (3)	0X12 (18)	CODEC GPIO0
SUB	0X04 (4)	0X04 (4)	0X13 (19)	CODEC GPIO0
SPDIF OUT	N/A	0X0E (14)	0X21 (33)	N/A

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF
DMIC 1	0X09 (9)	0X1C (28)	3.3V
DMIC 2	0X09 (9)	0X1C (28)	3.3V
HEADSET MIC	0X07 (7)	0X18 (24)	2.7V

OTHER CODEC GPIO LINES

LEFT SPEAKER ID	GPIO2 INPUT	HIGH = FG, LOW = MERRY
RIGHT SPEAKER ID	GPIO3 INPUT	HIGH = FG, LOW = MERRY
DFET CONTROL	GPIO4 OUTPUT	HIGH = DFETs OPEN

SPEAKER CONNECTOR

HP=80HZ
APN: 518S0672

2-MIC CONNECTOR

APN: 518S0818

CRITICAL
J6602
78171-6006
M-RT-SM

CRITICAL
J6603
78171-6006
M-RT-SM


APN: 514-0875

J6600
AUDIO-SPDIF-J44


5 MIC
6 AUDIO GND
2 2RTN
1 DET2
8 DET1
7 1RTN
3 R.AUDIO
4 AUDIO GND
AUDIO


9 VIN
10 VDD
11 GND
OPERATING VOLTAGE 3.3
POF

12 SHELL
13 PINS
14
15

SYNC MASTER=JCURCIO J44		SYNC DATE=05/13/2013	
PAGE TITLE			
Audio: Jack Translators			
	Apple Inc.	DRAWING NUMBER	051-1573
		SIZE	D
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	66 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	52 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM_COST_GROUP=AUDIO




SYNC MASTER=VHARTANTO.344		SYNC DATE=01/09/2011	
PAGE TITLE			
DC-In & Battery Connectors		DRAWING NUMBER	SIZE
 Apple Inc.		051-1573	D
		REVISION	
		8.0.0	
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		dvt1	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		PAGE	
THE POSSESSOR AGREES TO THE FOLLOWING:		70	OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		53	OF 82
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


BOM_COST_GROUP=POWER

Reverse-Current Protection


Inrush Limiter




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0387	1	RES,MTL FILM,1W,20MOHM,0.5%,0612,LF,BLK	R7120	CRITICAL	

SYNC MASTER=AHARTMAN J52		SYNC DATE=11/06/2013	
PAGE TITLE			
PBus Supply & Battery Charger			
 Apple Inc.		DRAWING NUMBER	051-1573
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	71 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	54 OF 82
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


BOM_COST_GROUP=POWER




SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
CPU VR12.6 VCC Power Stage			
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
	BRANCH	dvt1	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	73 OF 120
		SHEET	56 OF 82


BOM_COST_GROUP=POWER

1.2V S3 Regulator



SYNC MASTER=J41 MLB		SYNC DATE=05/21/2013	
PAGE TITLE			
LPDDR3 Supply			
 Apple Inc.	DRAWING NUMBER	051-1573	SIZE D
	REVISION	8.0.0	
	BRANCH	dvt1	
	PAGE	74 OF 120	
NOTICE OF PROPRIETARY PROPERTY:		SHEET	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		57 OF 82	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


BOM_COST_GROUP=POWER




D
C
B
A

D
C
B
A

1.05V S0 Regulator



SYNC MASTER-AHARTMAN J52		SYNC DATE=10/29/2013	
PAGE TITLE			
1.05V Power Supply		DRAWING NUMBER	
	Apple Inc.	051-1573	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		8.0.0	
		BRANCH	dvt1
		PAGE	76 OF 120
		SHEET	59 OF 82

BOM_COST_GROUP=POWER

Page Notes


Power aliases required by this page:

```
- =PPVIN_S0SW_LCDBKLTFT (9-12.6V LCD BACKLIGHT INPUT)
- =PP5V_S0_BKLT (5V BACKLIGHT DRIVER INPUT)
- =PP5V_S0SW_KBDLED (5V KEYBOARD BACKLIGHT INPUT)
```


BOM options provided by this page:

BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds
BKLT:PROD - Stuffs 0 ohm series R for production


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0386 RES,MTL		FILM,1W,25MOHM,1%,4TERM,0612,BLK7700		CRITICAL	





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0 OHM,1A MAX,0402,SMD	R7720,R7721	CRITICAL	BKLT:PROD





BOM COST GROUP=DISPLAY

SYNC MASTER=SHART J44		SYNC DATE=11/20/2012	
PAGE TITLE		PAGE	
LCD & KBD Backlight Driver			
	Apple Inc.	DRAWING NUMBER	051-1573
		SIZE	D
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		dvtl PAGE 77 OF 120 SHEET 60 OF 82	




SYNC MASTER=AHARTMAN J52		SYNC DATE=11/06/2013	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER	051-1573
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	78 OF 120
		SHEET	61 OF 82



SYNC MASTER=AHARTMAN J52		SYNC DATE=11/06/2013	
PAGE TITLE			
X239 Power Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-1573	D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			dvt1
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT			79 OF 120
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED			62 OF 82

BOM_COST_GROUP=TRACKPAD



1.5V S0 Audio Switch (BYPASSED)

Loading specs per J41/43_PowerBudget_Riviera_rev0.99e

3.3V SUS Switch

1.05V PCH HSIO Switch

3.3V S4 Switch

3.3V SSD Switch

3.3V S3 Switch

5V S4 Switch

REMOVED THE ANALOG POWER GATE AS SLG5AP1471 SHOULD BE AVAILABLE BY THEN

3.3V S0 Switch

CAPACITORS ADDED FOR NOISE FLOOR REASONS:

Placement Note: Place C8090, C8091 and C8092 near U8000

3.3V Sensor Switch

5V S0 Switch

Power FETs



Apple Inc.

DRAWING NUMBER

051-1573

REVISION

8.0.0

BRANCH

dvt1

PAGE

80 OF 120

SHEET

63 OF 82

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE

PROPRIETARY PROPERTY OF APPLE INC.

THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BOM_COST_GROUP=POWER



Mobile System Power State Table						
STATE	SMC_INTERRUPT_EN	SMC_PM_RST_REQUEST	SMC_PM_REQUEST_EN	PM_SLP_S0	PM_SLP_S1_L	PM_SLP_S1_L2
Run (RST)	1	1	1	1	1	1
Slamp (SLAMP)	1	1	1	1	1	0
Slamp (S2)	0	1	1	1	1	0
Deep Slamp (DEEPSLAMP)	1	1	1	0	0	0
Deep Slamp (S1)	0	1	1	0	0	0
Deep Slamp (SLAMP)	1	1	0	0	0	0
Deep Slamp (S0)	0	1	0	0	0	0
Battery off (DISCONNECT)	toggle 3Hz	0	0	0	0	0
Battery off (CONNECT)	1	0	0	0	0	0

SYNC MASTER=AHARTMAN J52

SYNC DATE=11/06/2013

Power Control

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-1573

REVISION
8.0.0

BRANCH
dvt1

PAGE
81 OF 120

SHEET
64 OF 82

D

C

B

A

D

C

B

A

D

C

B

A


D

C

B

A

LCD PANEL INTERFACE (eDP)



SYNC MASTER=GK00 J52

SYNC DATE=05/04/2014

PAGE TITLE

eDP Display Connector

Apple Inc.

DRAWING NUMBER
051-1573


REVISION
8.0.0

BRANCH
dvt1


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
83 OF 120

SHEET
65 OF 82



NOTE: This connector is shielded 70P Hirose Plug APN 516S1059, mates with APN 516S1058.

SYNC MASTER=GKOO J52		SYNC DATE=05/01/2014	
PAGE TITLE			
RIO Connector			
 Apple Inc.		DRAWING NUMBER	051-1573
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	dvt1
		PAGE	95 OF 120
		SHEET	66 OF 82

BOM_COST_GROUP=IO PORTS

DISPLAY MUX: DP OR HDMI

D

C

B


A

D

C

B

A



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
343S0666	1	IC, SAK,AP4179,DP MUX CTRLR,TDFN-8	U9700	CRITICAL	


DISP MUX SEL
SEL 0 = HDMI
SEL 1 = DP

PRIORITY 0 = HDMI WINS OVER DP
PRIORITY 1 = DP WINS OVER HDMI

AUX_SEL 0 = AUX ONLY
AUX_SEL 1 = DDC ONLY
AUX_SEL Vdd/2 = AUX & DDC

BOM_COST_GROUP=TBT

SYNCHARTER-GRAMAN-244		SYNCHARTER-GRAMAN-244	
PAGE TITLE		PAGE TITLE	
Display Mux: HDMI vs DP		Display Mux: HDMI vs DP	
Apple Inc.		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED		IV ALL RIGHTS RESERVED	
DRAWING NUMBER		DRAWING NUMBER	
051-1573		051-1573	
REVISION		REVISION	
8.0.0		8.0.0	
BRANCH		BRANCH	
dvt1		dvt1	
PAGE		PAGE	
97 OF 120		97 OF 120	
SHEET		SHEET	
67 OF 82		67 OF 82	



HDMI VS TBT

	MAKE BASE		
1	=DP TBTSNK1 ML C P<0>	==	TRUE DP HDMI TBT ML P<0> 67 77
5	=DP TBTSNK1 ML C N<0>	==	TRUE DP HDMI TBT ML N<0> 67 77
9	=DP TBTSNK1 ML C P<1>	==	TRUE DP HDMI TBT ML P<1> 67 77
5	=DP TBTSNK1 ML C N<1>	==	TRUE DP HDMI TBT ML N<1> 67 77
9	=DP TBTSNK1 ML C P<2>	==	TRUE DP HDMI TBT ML P<2> 67 77
5	=DP TBTSNK1 ML C N<2>	==	TRUE DP HDMI TBT ML N<2> 67 77
9	=DP TBTSNK1 ML C P<3>	==	TRUE DP HDMI TBT ML P<3> 67 77
5	=DP TBTSNK1 ML C N<3>	==	TRUE DP HDMI TBT ML N<3> 67 77
13	=DP TBTSNK1 AUXCH C P	==	TRUE DP HDMI TBT AUX P 67 77
13	=DP TBTSNK1 AUXCH C N	==	TRUE DP HDMI TBT AUX N 67 77
13	=DP TBTSNK1 DDC CLK	==	TRUE DP HDMI TBT DDC CLK 67 77
13	=DP TBTSNK1 DDC DATA	==	TRUE DP HDMI TBT DDC DATA 67 77
13	=DP TBTSNK1 HPD	==	TRUE DPMUX HPD OUT 67 77

```

25  HDMITBTMUX_SEL_TBT      == TBT_GO2SX_BIDIR      15
    MAKE_BASE=TRUE
                                ==
                                ==
                                == DISP_MUX_SEL      67
                                ==
13  DP_AUXCH_ISOL_L        == HDMITBTMUX_LATCH      67
                                MAKE_BASE=TRUE

```

EPD PANEL

```

                                MAKE_BASE
60 =I2C_BKLT_SCL                = TRUE I2C_BKLT_SCL                65 71
60 =I2C_BKLT_SDA                = TRUE I2C_BKLT_SDA                65 71

```

UNUSED SIGNALS

MAKE_BASE			
12	TP_PCIE_CLK100M_FWP	==	TRUE NO_TEST=TRUE NC_PCIE_CLK100M_FWP
12	TP_PCIE_CLK100M_FWN	==	TRUE NO_TEST=TRUE NC_PCIE_CLK100M_FWN
14	TP_PCIE_FW_D2RP	==	TRUE NO_TEST=TRUE NC_PCIE_FW_D2RP
14	TP_PCIE_FW_D2RN	==	TRUE NO_TEST=TRUE NC_PCIE_FW_D2RN
14	TP_PCIE_FW_R2D_CP	==	TRUE NO_TEST=TRUE NC_PCIE_FW_R2D_CP
14	TP_PCIE_FW_R2D_CN	==	TRUE NO_TEST=TRUE NC_PCIE_FW_R2D_CN
12	TP_PCIE_CLK100M_ENETSDP	==	TRUE NO_TEST=TRUE NC_PCIE_CLK100M_ENETSDP
12	TP_PCIE_CLK100M_ENETSDN	==	TRUE NO_TEST=TRUE NC_PCIE_CLK100M_ENETSDN
14	USB_IR_P	==	TRUE NO_TEST=TRUE NC_USB_IRP
14	USB_IR_N	==	TRUE NO_TEST=TRUE NC_USB_IRN
14	TP_USB_CAMERAP	==	TRUE NO_TEST=TRUE NC_USB_CAMERAP
14	TP_USB_CAMERAN	==	TRUE NO_TEST=TRUE NC_USB_CAMERAN
14	TP_USB_SDP	==	TRUE NO_TEST=TRUE NC_USB_SDP
14	TP_USB_SDN	==	TRUE NO_TEST=TRUE NC_USB_SDN
12	TP_HDA_SDIN1	==	TRUE NO_TEST=TRUE NC_HDA_SDIN1
13	TP_PCI_PME_L	==	TRUE NO_TEST=TRUE NC_PCI_PME_L
13	TP_CLINK_CLK	==	TRUE NO_TEST=TRUE NC_CLINK_CLK
14	TP_CLINK_DATA	==	TRUE NO_TEST=TRUE NC_CLINK_DATA
14	TP_CLINK_RESET_L	==	TRUE NO_TEST=TRUE NC_CLINK_RESET_L

12	TP	ITPXPDP_CLK100MN	==	TRUE	NO TEST=TRUE	NC	ITPXPDP_CLK100MN
12	TP	ITPXPDP_CLK100MP	==	TRUE	NO TEST=TRUE	NC	ITPXPDP_CLK100MP
12	TP	PCH_I2S1_TXD	==	TRUE	NO TEST=TRUE	NC	PCH_I2S1_TXD
12	TP	PCH_I2S1_SFRM	==	TRUE	NO TEST=TRUE	NC	PCH_I2S1_SFRM
12	TP	PCH_I2S1_SCLK	==	TRUE	NO TEST=TRUE	NC	PCH_I2S1_SCLK
12	TP	PCH_SLP_WLAN_L	==	TRUE	NO TEST=TRUE	NC	PCH_SLP_WLAN_L
13	TP	PCH_SLP_LAN_L	==	TRUE	NO TEST=TRUE	NC	PCH_SLP_LAN_L
14	TP	SPI_CS1_L	==	TRUE	NO TEST=TRUE	NC	SPI_CS1_L
14	TP	SPI_CS2_L	==	TRUE	NO TEST=TRUE	NC	SPI_CS2_L
14	TP	USB_5N	==	TRUE	NO TEST=TRUE	NC	USB_5N
14	TP	USB_5P	==	TRUE	NO TEST=TRUE	NC	USB_5P

48	TP_AUD_CODEC_MICBIAS1	<u>L</u>	TRUE	NO_TEST=TRUE	NC_AUD_CODEC_MICBIAS1	<u>L</u>
48	TP_AUD_CODEC_MICBIAS1	<u>R</u>	TRUE	NO_TEST=TRUE	NC_AUD_CODEC_MICBIAS1	<u>R</u>
48	TP_AUD_CODEC_MICBIAS2	<u>L</u>	TRUE	NO_TEST=TRUE	NC_AUD_CODEC_MICBIAS2	<u>L</u>
48	TP_AUD_CODEC_MICBIAS2	<u>R</u>	TRUE	NO_TEST=TRUE	NC_AUD_CODEC_MICBIAS2	<u>R</u>
64	TP_SUS_PGOOD_MR	<u>L</u>	TRUE	NO_TEST=TRUE	NC_SUS_PGOOD_MR	<u>L</u>
	TP_SMC_TRST	<u>L</u>	TRUE	NO_TEST=TRUE	NC_SMC_TRST	<u>L</u>
	TP_SMC_MD1		TRUE	NO_TEST=TRUE	NC_SMC_MD1	
53	TP_TDM_ONEWIRE	<u>MPM</u>	TRUE	NO_TEST=TRUE	NC_TDM_ONEWIRE	<u>MPM</u>

Digital Ground

TBT UNUSED NETS

```

25 TP_TBT_MONDC0 = TRUE NC_TBT_MONDC0
25 TP_TBT_MONDC1 = MAKE_BASE=TRUE NC_TBT_MONDC1
25 TP_TBT_PCIE_RESET0_L = MAKE_BASE=TRUE NC_TBT_PCIE_RESET0_L
25 TP_TBT_XTAL25OUT = TRUE NC_TBT_XTAL25OUT
25 TP_TBT_XTAL25OUT = MAKE_BASE=TRUE

```

25	TP DP TBTSRC ML CP<3>	==	TRUE	NC DP TBTSRC ML CP<3>
25	TP DP TBTSRC ML CN<3>	==	MAKE BASE=TRUE	TP DP TBTSRC ML CN<3>
25	TP DP TBTSRC ML CP<2>	==	TRUE	NC DP TBTSRC ML CP<2>
25	TP DP TBTSRC ML CN<2>	==	MAKE BASE=TRUE	TP DP TBTSRC ML CN<2>
25	TP DP TBTSRC ML CP<1>	==	TRUE	NC DP TBTSRC ML CP<1>
25	TP DP TBTSRC ML CN<1>	==	MAKE BASE=TRUE	TP DP TBTSRC ML CN<1>
25	TP DP TBTSRC ML CP<0>	==	TRUE	NC DP TBTSRC ML CP<0>
25	TP DP TBTSRC ML CN<0>	==	MAKE BASE=TRUE	TP DP TBTSRC ML CN<0>
25	TP DP TBTSRC AUXCH CN	==	TRUE	NC DP TBTSRC AUXCH CN
25	TP DP TBTSRC AUXCH CN	==	MAKE BASE=TRUE	TP DP TBTSRC AUXCH CN

	8	7	6	5	4	3	2	1	
	LPDDR3 COMMAND/ADDRESS								
	Memory Bit/Byte Swizzle								
D	D								D
	C								C
	C								C
	B								B
	B								B
	A								A
A	A								A

LPDDR3 COMMAND/ADDRESS			
MAKE_BASE			
=MEM_A A<5>	TRUE	MEM_A_CAA<0>	20 24 76
=MEM_A A<9>	TRUE	MEM_A_CAA<1>	20 24 76
=MEM_A A<6>	TRUE	MEM_A_CAA<2>	20 24 76
=MEM_A A<8>	TRUE	MEM_A_CAA<3>	20 24 76
=MEM_A A<7>	TRUE	MEM_A_CAA<4>	20 24 76
=MEM_A BA<2>	TRUE	MEM_A_CAA<5>	20 24 76
=MEM_A A<12>	TRUE	MEM_A_CAA<6>	20 24 76
=MEM_A A<11>	TRUE	MEM_A_CAA<7>	20 24 76
=MEM_A A<15>	TRUE	MEM_A_CAA<8>	20 24 76
=MEM_A A<14>	TRUE	MEM_A_CAA<9>	20 24 76
=MEM_A A<13>	TRUE	MEM_A_CAB<0>	21 24 76
=MEM_A CAS L	TRUE	MEM_A_CAB<1>	21 24 76
=MEM_A WE L	TRUE	MEM_A_CAB<2>	21 24 76
=MEM_A RAS L	TRUE	MEM_A_CAB<3>	21 24 76
=MEM_A BA<0>	TRUE	MEM_A_CAB<4>	21 24 76
=MEM_A A<2>	TRUE	MEM_A_CAB<5>	21 24 76
=MEM_A BA<1>	TRUE	MEM_A_CAB<6>	21 24 76
=MEM_A A<10>	TRUE	MEM_A_CAB<7>	21 24 76
=MEM_A A<1>	TRUE	MEM_A_CAB<8>	21 24 76
=MEM_A A<0>	TRUE	MEM_A_CAB<9>	21 24 76
=MEM_A ODT<0>	TRUE	MEM_A_ODT<0>	20 21 24 76
=MEM_A A<3>	TRUE	TP_LPDDR3_RSVD1	
=MEM_A A<4>	TRUE	TP_LPDDR3_RSVD2	
=MEM_B A<5>	TRUE	MEM_B_CAA<0>	22 24 76
=MEM_B A<9>	TRUE	MEM_B_CAA<1>	22 24 76
=MEM_B A<6>	TRUE	MEM_B_CAA<2>	22 24 76
=MEM_B A<8>	TRUE	MEM_B_CAA<3>	22 24 76
=MEM_B A<7>	TRUE	MEM_B_CAA<4>	22 24 76
=MEM_B BA<2>	TRUE	MEM_B_CAA<5>	22 24 76
=MEM_B A<12>	TRUE	MEM_B_CAA<6>	22 24 76
=MEM_B A<11>	TRUE	MEM_B_CAA<7>	22 24 76
=MEM_B A<15>	TRUE	MEM_B_CAA<8>	22 24 76
=MEM_B A<14>	TRUE	MEM_B_CAA<9>	22 24 76
=MEM_B A<13>	TRUE	MEM_B_CAB<0>	23 24 76
=MEM_B CAS L	TRUE	MEM_B_CAB<1>	23 24 76
=MEM_B WE L	TRUE	MEM_B_CAB<2>	23 24 76
=MEM_B RAS L	TRUE	MEM_B_CAB<3>	23 24 76
=MEM_B BA<0>	TRUE	MEM_B_CAB<4>	23 24 76
=MEM_B A<2>	TRUE	MEM_B_CAB<5>	23 24 76
=MEM_B BA<1>	TRUE	MEM_B_CAB<6>	23 24 76
=MEM_B A<10>	TRUE	MEM_B_CAB<7>	23 24 76
=MEM_B A<1>	TRUE	MEM_B_CAB<8>	23 24 76
=MEM_B A<0>	TRUE	MEM_B_CAB<9>	23 24 76
=MEM_B ODT<0>	TRUE	MEM_B_ODT<0>	22 23 24 76
=MEM_B A<3>	TRUE	TP_LPDDR3_RSVD3	
=MEM_B A<4>	TRUE	TP_LPDDR3_RSVD4	

UNUSED MEMORY SIGNALS			
MAKE_BASE			
=MEM_RESET_L	TRUE	TP_CPU_MEM_RESET_L	

=MEM_A_DOS_P<0>	TRUE	MEM_A_DOS_P<0>	7 76
=MEM_A_DOS_N<0>	TRUE	MEM_A_DOS_N<0>	7 76
=MEM_A_DOS_P<1>	TRUE	MEM_A_DOS_P<1>	7 76
=MEM_A_DOS_N<1>	TRUE	MEM_A_DOS_N<1>	7 76
=MEM_A_DOS_P<2>	TRUE	MEM_A_DOS_P<2>	7 76
=MEM_A_DOS_N<2>	TRUE	MEM_A_DOS_N<2>	7 76
=MEM_A_DOS_P<3>	TRUE	MEM_A_DOS_P<3>	7 76
=MEM_A_DOS_N<3>	TRUE	MEM_A_DOS_N<3>	7 76
=MEM_A_DOS_P<4>	TRUE	MEM_A_DOS_P<4>	7 76
=MEM_A_DOS_N<4>	TRUE	MEM_A_DOS_N<4>	7 76
=MEM_A_DOS_P<5>	TRUE	MEM_A_DOS_P<5>	7 76
=MEM_A_DOS_N<5>	TRUE	MEM_A_DOS_N<5>	7 76
=MEM_A_DOS_P<6>	TRUE	MEM_A_DOS_P<6>	7 76
=MEM_A_DOS_N<6>	TRUE	MEM_A_DOS_N<6>	7 76
=MEM_A_DOS_P<7>	TRUE	MEM_A_DOS_P<7>	7 76
=MEM_A_DOS_N<7>	TRUE	MEM_A_DOS_N<6>	7 76


=MEM_B_DOS_P<0>	TRUE	MEM_B_DOS_P<0>	7 76
=MEM_B_DOS_N<0>	TRUE	MEM_B_DOS_N<0>	7 76
=MEM_B_DOS_P<1>	TRUE	MEM_B_DOS_P<1>	7 76
=MEM_B_DOS_N<1>	TRUE	MEM_B_DOS_N<1>	7 76
=MEM_B_DOS_P<2>	TRUE	MEM_B_DOS_P<2>	7 76
=MEM_B_DOS_N<2>	TRUE	MEM_B_DOS_N<2>	7 76
=MEM_B_DOS_P<3>	TRUE	MEM_B_DOS_P<3>	7 76
=MEM_B_DOS_N<3>	TRUE	MEM_B_DOS_N<3>	7 76
=MEM_B_DOS_P<4>	TRUE	MEM_B_DOS_P<4>	7 76
=MEM_B_DOS_N<4>	TRUE	MEM_B_DOS_N<4>	7 76
=MEM_B_DOS_P<5>	TRUE	MEM_B_DOS_P<5>	7 76
=MEM_B_DOS_N<5>	TRUE	MEM_B_DOS_N<5>	7 76
=MEM_B_DOS_P<6>	TRUE	MEM_B_DOS_P<6>	7 76
=MEM_B_DOS_N<6>	TRUE	MEM_B_DOS_N<6>	7 76
=MEM_B_DOS_P<7>	TRUE	MEM_B_DOS_P<7>	7 76
=MEM_B_DOS_N<7>	TRUE	MEM_B_DOS_N<7>	7 76

SYNC MASTER=AHARTMAN J52

SYNC DATE=10/29/2013

PAGE TITLE

Memory Bit & Byte Swizzle

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-1573


REVISION
8.0.0

BRANCH
dvt1

PAGE
103 OF 120

SHEET
70 OF 82

SIZE
D



8			7			6			5			4			3			2			1		
X304 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS																							
BOARD LAYERS								BOARD AREAS								BOARD UNITS (MIL or MM)		ALLEGRO VERSION					
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM								NO_TYPE, BGA, P65BGA, BGA_MEM								MM		16.5					
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP											
DEFAULT		*	Y	=45_OHM_SE		=45_OHM_SE		10 MM		0 MM		0 MM											
STANDARD		*	Y	=DEFAULT		=DEFAULT		10 MM		=DEFAULT		=DEFAULT											
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP											
50_OHM_SE		TOP,BOTTOM	Y	0.095 MM		0.095 MM																	
50_OHM_SE		*	Y	0.066 MM		0.066 MM		=STANDARD		=STANDARD		=STANDARD											
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP											
45_OHM_SE		TOP,BOTTOM	Y	0.116 MM		0.116 MM																	
45_OHM_SE		*	Y	0.083 MM		0.083 MM		=STANDARD		=STANDARD		=STANDARD											
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP											
40_OHM_SE		TOP,BOTTOM	Y	0.145 MM		0.095 MM																	
40_OHM_SE		*	Y	0.102 MM		0.090 MM		=STANDARD		=STANDARD		=STANDARD											
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP											
37_OHM_SE		TOP,BOTTOM	Y	0.165 MM		0.095 MM																	
37_OHM_SE		*	Y	0.118 MM		0.090 MM		=STANDARD		=STANDARD		=STANDARD											
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP											
27P4_OHM_SE		TOP,BOTTOM	Y	0.265 MM		0.095 MM																	
27P4_OHM_SE		*	Y	0.190 MM		0.090 MM		=STANDARD		=STANDARD		=STANDARD											
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP											
72_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD											
72_OHM_DIFF		ISL3, ISL4, ISL9, ISL10	Y	0.105 MM		0.105 MM				0.120 MM		0.120 MM											
72_OHM_DIFF		ISL2, ISL11	Y	0.105 MM		0.105 MM				0.120 MM		0.120 MM											
72_OHM_DIFF		TOP,BOTTOM	Y	0.146 MM		0.146 MM				0.120 MM		0.120 MM											
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP											
80_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD											
80_OHM_DIFF		ISL3, ISL4, ISL9, ISL10	Y	0.092 MM		0.092 MM				0.120 MM		0.120 MM											
80_OHM_DIFF		ISL2, ISL11	Y	0.092 MM		0.092 MM				0.120 MM		0.120 MM											
80_OHM_DIFF		TOP,BOTTOM	Y	0.125 MM		0.125 MM				0.155 MM		0.155 MM											
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP											
85_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD											
85_OHM_DIFF		ISL3, ISL4, ISL9, ISL10	Y	0.080 MM		0.080 MM				0.120 MM		0.120 MM											
85_OHM_DIFF		ISL2, ISL11	Y	0.080 MM		0.080 MM				0.120 MM		0.120 MM											
85_OHM_DIFF		TOP,BOTTOM	Y	0.105 MM		0.105 MM				0.125 MM		0.125 MM											
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP											
90_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD											
90_OHM_DIFF		ISL3, ISL4, ISL9, ISL10	Y	0.078 MM		0.078 MM				0.200 MM		0.200 MM											
90_OHM_DIFF		ISL2, ISL11	Y	0.078 MM		0.078 MM				0.200 MM		0.200 MM											
90_OHM_DIFF		TOP,BOTTOM	Y	0.101 MM		0.101 MM				0.180 MM		0.180 MM											
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP											
70_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD											
70_OHM_DIFF		ISL3, ISL4, ISL9, ISL10	Y	0.120 MM		0.120 MM				0.125 MM		0.125 MM											
70_OHM_DIFF		ISL2, ISL11	Y	0.120 MM		0.120 MM				0.125 MM		0.125 MM											
70_OHM_DIFF		TOP,BOTTOM	Y	0.155 MM		0.155 MM				0.125 MM		0.125 MM											
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP											
73_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD											
73_OHM_DIFF		ISL3, ISL4, ISL9, ISL10	Y	0.110 MM		0.110 MM				0.120 MM		0.120 MM											
73_OHM_DIFF		ISL2, ISL11	Y	0.110 MM		0.110 MM				0.120 MM		0.120 MM											
73_OHM_DIFF		TOP,BOTTOM	Y	0.141 MM		0.141 MM				0.120 MM		0.120 MM											
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP											
P65_BGA		*	Y	0.071MM		0.071MM				0.075MM		0.126MM											
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP											
1T01_DIFFPAIR		*	Y	=STANDARD		=STANDARD		=STANDARD		0.1 MM		0.1 MM											
8			7			6			5			4			3			2			1		

NET_SPACING_TYPE1		NET_SPACING_TYPE2		AREA_TYPE		SPACING_RULE_SET	
*		*		BGA		P072_SPACE	
*		*		P65BGA		P075_SPACE	

SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING		WEIGHT
DEFAULT		*	0.1 MM		?
STANDARD		*	=DEFAULT		?
P072_SPACE		*	0.071 MM		?
P075_SPACE		*	0.075 MM		?

Stackup-Defined Spacing Rules


Note: Outer dielectric is 0.058 mm nominal,
Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING		WEIGHT
1:1_SPACING		.	0.1 MM		?

SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING		WEIGHT
1x_DIELECTRIC		TOP,BOTTOM	0.058 MM		?
1x_DIELECTRIC		ISL3, ISL4, ISL9, ISL10	0.053 MM		?
1X_DIELECTRIC		ISL1, ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM		?

NET_PHYSICAL_TYPE		AREA_TYPE	PHYSICAL_RULE_SET	
*		P65BGA	P65_BGA	


PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP	
P65_BGA		*	Y	0.071MM		0.071MM				0.075MM		0.126MM	
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP	
1T01_DIFFPAIR		*	Y	=STANDARD		=STANDARD		=STANDARD		0.1 MM		0.1 MM	

SYNC MASTER=YHARTANTO.J44												SYNC DATE=12/14/2012											
PAGE TITLE												PCB Rule Definitions											
 Apple Inc.												DRAWING NUMBER		051-1573		SIZE		D					
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED												REVISION		8.0.0		BRANCH		dvt1					
												PAGE		110 OF 120		SHEET		72 OF 82					
												SHEET		72 OF 82									

8			7			6			5			4			3			2			1		
---	--	--	---	--	--	---	--	--	---	--	--	---	--	--	---	--	--	---	--	--	---	--	--

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?



USB 2 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCH_USB_RBIA5	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?	USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RBIA5	*	=6X_DIELECTRIC	?	USB_RBIA5	TOP,BOTTOM	=10X_DIELECTRIC	?

USB 3 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?	USB3_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?	USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_2OTHER	*	=4X_DIELECTRIC	?	USB3_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	*	*	USB3_2OTHER
USB3_*	=SAME	*	USB3_2SAME
USB3_TX	*_RX	*	USB3_TXRX
USB3_RX	*_TX	*	USB3_TXRX

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_25M	*	=5x_DIELECTRIC	?

SATA Interface Constraints (Not Used)

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?	SATA_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?	SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
SATA_2OTHER	*	=4X_DIELECTRIC	?	SATA_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	*	*	SATA_2OTHER
SATA_*	=SAME	*	SATA_2SAME
SATA_TX	*_RX	*	SATA_TXRX
SATA_RX	*_TX	*	SATA_TXRX

USB Constraints

ELECTRICAL CONST SET		NET TYPE		
		PHYSICAL	SPACING	
USB_BT	USB_85D	USB	USB_BT_P	14 31
USB_BT	USB_85D	USB	USB_BT_N	14 31
USB_BT	USB_85D	USB	USB_BT_CONN_P	31 66
USB_BT	USB_85D	USB	USB_BT_CONN_N	31 66
USB_EXT_A	USB_85D	USB	USB_EXT_A_P	14 35
USB_EXT_A	USB_85D	USB	USB_EXT_A_N	14 35
USB_EXT_A	DEFAULT	DEFAULT	SMC_DEBUGPRT_RX_L	35 38
USB_EXT_A	DEFAULT	DEFAULT	SMC_DEBUGPRT_TX_L	35 38
USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_P	35
USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_N	35
USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_F_P	35
USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_F_N	35
USB_EXT_A	USB_85D	USB	USB_LTI1_P	71
USB_EXT_A	USB_85D	USB	USB_LTI1_N	71
USB_EXT_B	USB_85D	USB	USB_EXTB_P	14 66
USB_EXT_B	USB_85D	USB	USB_EXTB_N	14 66
USB_TPAD	USB_85D	USB	USB_TPAD_P	14 36 71
USB_TPAD	USB_85D	USB	USB_TPAD_N	14 36 71
USB3_EXT_A_D2R	USB_85D	USB3_RX	USB3_EXT_A_D2R_P	14 35 71
USB3_EXT_A_D2R	USB_85D	USB3_RX	USB3_EXT_A_D2R_N	14 35 71
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_P	35
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_N	35 71
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_C_P	14 35 71
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_C_N	14 35 71
USB3_EXTB_D2R	USB_85D	USB3_RX	USB3_EXTB_D2R_P	14 66 71
USB3_EXTB_D2R	USB_85D	USB3_RX	USB3_EXTB_D2R_N	14 66 71
USB3_EXTB_R2D	USB_85D	USB3_TX	USB3_EXTB_R2D_C_P	14 66 71
USB3_EXTB_R2D	USB_85D	USB3_TX	USB3_EXTB_R2D_C_N	14 66 71
USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE_SD_D2R_P	14 66 71
USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE_SD_D2R_N	14 66 71
USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE_SD_R2D_C_P	14 66
USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE_SD_R2D_C_N	14 66
USB_NC	USB_85D	USB	NC_USB_IRP	69
USB_NC	USB_85D	USB	NC_USB_IRN	69
USB_NC	USB_85D	USB	NC_USB_5P	69
USB_NC	USB_85D	USB	NC_USB_5N	69
USB_NC	USB_85D	USB	NC_USB_SDP	69
USB_NC	USB_85D	USB	NC_USB_SDN	69
USB_NC	USB_85D	USB	NC_USB_CAMERAP	69
USB_NC	USB_85D	USB	NC_USB_CAMERAN	69
PCH_USB_RBIAS	PCH_USB_RBIAS	USB_RBIAS	PCH_USB_RBIAS	14
SATA_85D	SATA_85D	SATA_RX	DUMMY_SATA_D2R_P	
SATA_85D	SATA_85D	SATA_RX	DUMMY_SATA_D2R_N	
SATA_85D	SATA_TX	SATA_TX	DUMMY_SATA_R2D_P	
SATA_85D	SATA_TX	SATA_TX	DUMMY_SATA_R2D_N	
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1	17
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2	17
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2_R	17
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA	17 34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP	33 34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R	34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP	34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN	34
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN	33 34
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	17 25
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R	25

Notes:
This is here to keep the SATA rules.

SYNC MASTER=YHARTANTO J44

SYNC DATE=01/07/2013

USB Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-1573

REVISION
8.0.0

BRANCH
dvt1

PAGE
112 OF 120

SHEET
74 OF 82

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?


PCH Single Net Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
PCH_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_12MIL	*	0.305 MM	?
PCH_15MIL	*	0.381 MM	?
PCH_18MIL	*	0.457 MM	?
PCH_20MIL	*	0.508 MM	?

PCH Net Properties

ELECTRICAL CONST SET		NET TYPE		
	PHYSICAL	SPACING		
LPC_AD	LPC_A5S	LPC	LPC_AD<3..0>	14 38 73
LPC_AD	LPC_A5S	LPC	LPC_FRAME_L	14 38 73
LPC_CLK24M_SMC	CLK_LPC_A5S	CLK_LPC	LPC_CLK24M_SMC_R	12 17
LPC_CLK24M_SMC	CLK_LPC_A5S	CLK_LPC	LPC_CLK24M_SMC	17 73
SMBUS_PCH	SMB_A5S	SMB	SMBUS_PCH_CLK	14 41 73
SMBUS_PCH	SMB_A5S	SMB	SMBUS_PCH_DATA	14 41 73
SML_PCH_0	SMB_A5S	SMB	SML_PCH_0_CLK	14 41
SML_PCH_0	SMB_A5S	SMB	SML_PCH_0_DATA	14 41
	SMB_A5S	SMB	SML_PCH_1_CLK	14 41
	SMB_A5S	SMB	SML_PCH_1_DATA	14 41
HDA_BIT_CLK	HDA_A5S	HDA	HDA_BIT_CLK	12 49
HDA_BIT_CLK	HDA_A5S	HDA	HDA_BIT_CLK_R	12
HDA_SYNC	HDA_A5S	HDA	HDA_SYNC	12 49
HDA_SYNC	HDA_A5S	HDA	HDA_SYNC_R	12
HDA_RST	HDA_A5S	HDA	HDA_RST_R_L	12
HDA_RST	HDA_A5S	HDA	HDA_RST_L	12 49
HDA_SDTN	HDA_A5S	HDA	HDA_SDINO	12 49 73
HDA_SDTN	HDA_A5S	HDA	CS4208_HDA_SDOOUT0_R	49
HDA_SDOUIT	HDA_A5S	HDA	HDA_SDOUIT	12 49
HDA_SDOUIT	HDA_A5S	HDA	HDA_SDOUIT_R	12 17
SPI_MLB	SPI_A5S	SPI	SPI_ALT_CLK	47
SPI_MLB	SPI_A5S	SPI	SPI_CLK	47
SPI_MLB	SPI_A5S	SPI	SPI_CLK_R	14 47
SPI_MLB	SPI_A5S	SPI	SPI_MLB_CLK	47
SPI_MLB	SPI_A5S	SPI	SPI_SMC_CLK	38 47
SPI_MLB	SPI_A5S	SPI	SPI_ALT_CS_L	47
SPI_MLB	SPI_A5S	SPI	SPI_CS0_L	47
SPI_MLB	SPI_A5S	SPI	SPI_CS0_R_L	14 47
SPI_MLB	SPI_A5S	SPI	SPI_MLB_CS_L	47
SPI_MLB	SPI_A5S	SPI	SPI_SMC_CS_L	38 47
SPI_MLB	SPI_A5S	SPI	SPI_ALT_IO1_MISO	47
SPI_MLB	SPI_A5S	SPI	SPI_MISO	14 47
SPI_MLB	SPI_A5S	SPI	SPI_MISO_R	47
SPI_MLB	SPI_A5S	SPI	SPI_MLB_IO1_MISO	47
SPI_MLB	SPI_A5S	SPI	SPI_SMC_MISO	38 47
SPI_MLB	SPI_A5S	SPI	SPI_ALT_IO0_MOSI	47
SPI_MLB	SPI_A5S	SPI	SPI_MOSI	47
SPI_MLB	SPI_A5S	SPI	SPI_MOSI_R	14 47
SPI_MLB	SPI_A5S	SPI	SPI_MLB_IO0_MOSI	47
SPI_MLB	SPI_A5S	SPI	SPI_SMC_MOSI	38 47
SPI_MLB_IO2	SPI_A5S	SPI	SPI_IO<2>	14 47
SPI_MLB_IO2	SPI_A5S	SPI	SPI_IO2_R	47
SPI_MLB_IO2	SPI_A5S	SPI	SPI_MLB_IO2_WP_L	47
SPI_MLB_IO2	SPI_A5S	SPI	SPI_ALT_IO2_WP_L	47
SPI_MLB_IO3	SPI_A5S	SPI	SPI_IO<3>	14 47
SPI_MLB_IO3	SPI_A5S	SPI	SPI_IO3_R	47
SPI_MLB_IO3	SPI_A5S	SPI	SPI_MLB_IO3_HOLD_L	47
SPI_MLB_IO3	SPI_A5S	SPI	SPI_ALT_IO3_HOLD_L	47
SPI_TPAD	SPI_A5S	SPI	TPAD_SPI_CLK	15 37
SPI_TPAD_CS	SPI_A5S	SPI	TPAD_SPI_CS_L	15 37
SPI_TPAD	SPI_A5S	SPI	TPAD_SPI_MISO	15 37
SPI_TPAD	SPI_A5S	SPI	TPAD_SPI_MOSI	15 37
PCH_RTCX	PCH_A5S	PCH_15MTL	PCH_CLK32K_RTCX1	12 17
PCH_SRTCRST	PCH_A5S	PCH_15MTL	PCH_SRTCRST_L	12
PCH_RTCSRST	PCH_A5S	PCH_15MTL	RTC_RESET_L	12
PCH_THRMTRIP	PCH_A5S	PCH_18MTL	PM_THRMTRIP_L	15 39
PCH_THRMTRIP	PCH_A5S	PCH_18MTL	PM_THRMTRIP_R_L	39
	PCH_A5S	PCH_15MTL	PCH_INTRUDER_L	12
	PCH_A5S	PCH_15MTL	PCH_INTRVEMEN	12
	PCH_A5S	PCH_15MTL	PCH_DSWVRMEN	13
	PCH_A5S	PCH_15MTL	PM_RSMRST_L	13 64
	PCH_A5S	PCH_15MTL	PM_SYSRST_L	13 17 38 73
	PCH_A5S	PCH_15MTL	XDP_DBRESET_L	16 17
	PCH_A5S	PCH_15MTL	PM_PCH_SYS_PWROK	13 16 17 38
	PCH_A5S	PCH_15MTL	XDP_SYS_PWROK	16
	PCH_A5S	PCH_15MTL	SYS_PWROK_R	17
	PCH_A5S	PCH_15MTL	PM_PCH_PWROK	13 17
	PCH_A5S	PCH_15MTL	PM_S0_PGOOD	17
	PCH_A5S	PCH_15MTL	SMC_DELAYED_PWRGD	17 26 27 38
	PCH_A5S	PCH_15MTL	PM_DSW_PWRGD	13 38
	PCH_A5S	PCH_15MTL	PM_PWRBTN_L	13 16 38
	PCH_A5S	PCH_15MTL	XDP_CPU_PWRBTN_L	16
	PCH_A5S	PCH_15MTL	PCIE_WAKE_L	13 31 33
	PCH_A5S	PCH_15MTL	AP_PCIE_WAKE_L	31 66
	PCH_A5S	PCH_15MTL	CAM_PCIE_WAKE_L	33
	PCH_A5S	PCH_15MTL	TBT_CIO_PLUG_EVENT_L	18 25
PCH_CLK24M_XTAL	PCH_A5S	PCH_20MTL	PCH_CLK24M_XTALIN	12 17
PCH_CLK24M_XTAL	PCH_A5S	PCH_20MTL	PCH_CLK24M_XTALOUT	12 17
PCH_CLK24M_XTAL	PCH_A5S	PCH_20MTL	PCH_CLK24M_XTALOUT_R	17
PCH_RCOMP_PCIE	PCH_27P4S	PCH_12MTL	PCH_PCIE_RCOMP	14
PCH_RCOMP_OPI	PCH_27P4S	PCH_12MTL	PCH_OPI_COMP	15
PCH_RCOMP_SATA	PCH_27P4S	PCH_12MTL	PCH_SATA_RCOMP	16

SYNC MASTER-YHARTANTO J44 PAGE TITLE		SYNC DATE=01/08/2013	
<h1>PCH Constraints</h1>			
 Apple Inc.		DRAWING NUMBER 051-1573	SIZE D
		REVISION 8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH dvt1	PAGE 113 OF 120
		SHEET 75 OF 82	

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	0.066 MM	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTL	*	=3x_DIELECTRIC	?
MEM_CTL2CTL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?
MEM_CMD2CMD_BM	*	=3x_DIELECTRIC	?
MEM_CMD2CTL_BM	*	=3x_DIELECTRIC	?
MEM_CTL2CTL_BM	*	=3x_DIELECTRIC	?
MEM_12MIL	*	0.305 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_DQS2OWNDATA	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CMD	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CTL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CTL2CTL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CLK2CLK	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2OTHERMEM	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?
MEM_CMD2CMD_BM	TOP,BOTTOM	=3x_DIELECTRIC	?
MEM_CMD2CTL_BM	TOP,BOTTOM	=3x_DIELECTRIC	?
MEM_CTL2CTL_BM	TOP,BOTTOM	=3x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	*	*	MEM_2OTHER
MEM_*_DQS_*	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	MEM_*	*	MEM_DATA2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTL	*	MEM_CMD2CTL
MEM_CTL	MEM_CTL	*	MEM_CTL2CTL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_CMD	MEM_CMD	BGA_MEM	MEM_CMD2CMD_BM
MEM_CMD	MEM_CTL	BGA_MEM	MEM_CMD2CTL_BM
MEM_CTL	MEM_CTL	BGA_MEM	MEM_CTL2CTL_BM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DQBYTE_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DQBYTE_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DQBYTE_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DQBYTE_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DQBYTE_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DQBYTE_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DQBYTE_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DQBYTE_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DQBYTE_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DQBYTE_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DQBYTE_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DQBYTE_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DQBYTE_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DQBYTE_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DQBYTE_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DQBYTE_7	*	MEM_DQS2OWNDATA

Broadwell ULT Memory Down LPDDR3 1x4 Length Matching

LPDDR3 Signal Group	Unit	Min Length	Max Length
CTL/CKEmax - CTL/CKEmin	mils	0	50
CTL/CKE to CLK	mils	CLK - 100	0
(CMDmax - CMDmin)	mils	0	50
CMD to CLK	mils	CLK - 250	CLK + 250
DQmax - DQmin per byte	mils	0	125
DQmax to DQs per byte	mils	DQS - 200	DQS + 50
DQS to DQS#	mils	-2.5	2.5
DQS to CLK (Rule 1)	mils	CLK - 750	CLK + 1250
CLK to CLK#	mils	-2.5	2.5

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT


Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	BGA_MEM	MEM_73D
MEM_40S	BGA_MEM	MEM_50S

Memory Net Properties

ELECTRICAL CONST SET	NET TYPE	PHYSICAL	SPACING
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM_A_CLK_P<0>
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM_A_CLK_N<0>
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM_A_CLK_P<1>
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM_A_CLK_N<1>
MEM_A_CTL	MEM_40S	MEM_CTL	MEM_A_CS_L<1..0>
MEM_A_CTL	MEM_40S	MEM_CTL	MEM_A_ODT<0>
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM_A_CKE<1..0>
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM_A_CKE<3..2>
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM_A_CAA<9..0>
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM_A_CAB<9..0>
MEM_A_DQBYTE0	MEM_40S	MEM_A_DQBYTE_0	MEM_A_DQ<7..0>
MEM_A_DQBYTE1	MEM_40S	MEM_A_DQBYTE_1	MEM_A_DQ<15..8>
MEM_A_DQBYTE2	MEM_40S	MEM_A_DQBYTE_2	MEM_A_DQ<23..16>
MEM_A_DQBYTE3	MEM_40S	MEM_A_DQBYTE_3	MEM_A_DQ<31..24>
MEM_A_DQBYTE4	MEM_40S	MEM_A_DQBYTE_4	MEM_A_DQ<39..32>
MEM_A_DQBYTE5	MEM_40S	MEM_A_DQBYTE_5	MEM_A_DQ<47..40>
MEM_A_DQBYTE6	MEM_40S	MEM_A_DQBYTE_6	MEM_A_DQ<55..48>
MEM_A_DQBYTE7	MEM_40S	MEM_A_DQBYTE_7	MEM_A_DQ<63..56>
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM_A_DQS_P<0>
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM_A_DQS_N<0>
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM_A_DQS_P<1>
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM_A_DQS_N<1>
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM_A_DQS_P<2>
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM_A_DQS_N<2>
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM_A_DQS_P<3>
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM_A_DQS_N<3>
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM_A_DQS_P<4>
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM_A_DQS_N<4>
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM_A_DQS_P<5>
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM_A_DQS_N<5>
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM_A_DQS_P<6>
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM_A_DQS_N<6>
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM_A_DQS_P<7>
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM_A_DQS_N<7>
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM_B_CLK_P<0>
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM_B_CLK_N<0>
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM_B_CLK_P<1>
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM_B_CLK_N<1>
MEM_B_CTL	MEM_40S	MEM_CTL	MEM_B_CS_L<1..0>
MEM_B_CTL	MEM_40S	MEM_CTL	MEM_B_ODT<0>
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM_B_CKE<1..0>
MEM_B_CKE1	MEM_40S	MEM_CMD	MEM_B_CKE<3..2>
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM_B_CAA<9..0>
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM_B_CAB<9..0>
MEM_B_DQBYTE0	MEM_40S	MEM_B_DQBYTE_0	MEM_B_DQ<7..0>
MEM_B_DQBYTE1	MEM_40S	MEM_B_DQBYTE_1	MEM_B_DQ<15..8>
MEM_B_DQBYTE2	MEM_40S	MEM_B_DQBYTE_2	MEM_B_DQ<23..16>
MEM_B_DQBYTE3	MEM_40S	MEM_B_DQBYTE_3	MEM_B_DQ<31..24>
MEM_B_DQBYTE4	MEM_40S	MEM_B_DQBYTE_4	MEM_B_DQ<39..32>
MEM_B_DQBYTE5	MEM_40S	MEM_B_DQBYTE_5	MEM_B_DQ<47..40>
MEM_B_DQBYTE6	MEM_40S	MEM_B_DQBYTE_6	MEM_B_DQ<55..48>
MEM_B_DQBYTE7	MEM_40S	MEM_B_DQBYTE_7	MEM_B_DQ<63..56>
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM_B_DQS_P<0>
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM_B_DQS_N<0>
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM_B_DQS_P<1>
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM_B_DQS_N<1>
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM_B_DQS_P<2>
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM_B_DQS_N<2>
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM_B_DQS_P<3>
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM_B_DQS_N<3>
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM_B_DQS_P<4>
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM_B_DQS_N<4>
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM_B_DQS_P<5>
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM_B_DQS_N<5>
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM_B_DQS_P<6>
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM_B_DQS_N<6>
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM_B_DQS_P<7>
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM_B_DQS_N<7>
		MEM_PWR	PP1V2_S3
		MEM_PWR	PP1V2_S3_CPUDDR
		MEM_PWR	PP0V6_S0_DDRVTT
		MEM_PWR	PPVTTDDR_S3
		MEM_12MIL	CPU_DIMMA_VREFDQ
		MEM_12MIL	CPU_DIMMB_VREFDQ
		MEM_12MIL	CPU_DIMM_VREFCA
		MEM_12MIL	PP0V6_S3_MEM_VREFDQ_A
		MEM_12MIL	PP0V6_S3_MEM_VREFDQ_B
		MEM_12MIL	PP0V6_S3_MEM_VREFCA_A
		MEM_12MIL	PP0V6_S3_MEM_VREFCA_B

SYNC MASTER=YHARTANTO J44		SYNC DATE=01/02/2013	
PAGE TITLE			
Memory Constraints			
	Apple Inc.	DRAWING NUMBER	051-1573
		SIZE	D
		REVISION	8.0.0
		BRANCH	dvt1
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	114 OF 120
		SHEET	76 OF 82

D

CB

A

D

C

B

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA




































Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL CONST SET		NET TYPE			
		PHYSICAL	SPACING		
	S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P	33 34
	S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N	33 34
	S2_MEM_CKE	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE	33 34
	S2_MEM_CS	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L	33 34
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT	34
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L	33 34
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L	33 34
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L	33 34
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>	33 34
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>	33 34
	S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>	33 34
	S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>	33 34
	S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>	33 34
	S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>	33 34
	S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>	33 34
	S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>	33 34
	S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>	33 34
	S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>	33 34
	S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DQ<7..0>	33 34
	S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8>	33 34
					
	MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P	33 34 71
	MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N	33 34 71
	MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P	34 71
	MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N	34 71
					
	MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P	33 34 71
	MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N	33 34 71
	MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P	34 71
	MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N	34 71
					
			S2_MEM_PWR	PP1V35_CAM	33 34
			S2_MEM_PWR	PP0V675_CAM_VREF	33 34
			S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA	34
			S2_MEM_PWR	PP0V675_MEM_CAM_VREFDQ	34

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_45S	*	=1TO1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	0.1 MM	0.1 MM
THERM_45S	*	=1TO1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	0.1 MM	0.1 MM
DIG_AUDIO	*	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR	0.1 MM	0.1 MM
ANL_AUDIO	*	=1TO1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
ANL_AUDIO_WIDE	*	=1TO1_DIFFPAIR	0.3 MM	0.3 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2X_DIELECTRIC	?
THERM	*	=2X_DIELECTRIC	?
AUDIO	*	=2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
GND	PCIE_*	*	GND_P2MM
GND	SATA_*	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SB_POWER	SATA_*	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.070 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_40S OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.090 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.090 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.090 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_85D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.090 MM OVERRIDE	10 MM OVERRIDE	OVERRIDE	OVERRIDE
USB_85D	TOP			0.100 MM	500 MIL		
CPU_27P4S	BOTTOM			0.230 MM	100 MIL		
USB3_85D	TOP			0.100 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM





















































DP, SATA, HDMI, PCIE CONSTRAINT RELAXATIONS

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

































































NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DP_85D	BGA	P65_BGA
PCIE_85D	BGA	P65_BGA
CLK_PCIE_85D	BGA	P65_BGA
HDMI_85D	BGA	P65_BGA


NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SENSE_45S	*	SENSE_45S
THERM_45S	*	THERM_45S
DIG_AUDIO	*	DIG_AUDIO
ANL_AUDIO	*	ANL_AUDIO

X304 Specific Net Properties

ELECTRICAL CONST SET		NET TYPE		
		PHYSICAL	SPACING	
	THERM_DP_TBT_D1	THERM_45S	THERM	TBTTHMSNS_D1_P 43
	THERM_DP_TBT_D1	THERM_45S	THERM	TBTTHMSNS_D1_N 43
	THERM_DP_CPH_D1	THERM_45S	THERM	CPUTHMSNS_D1_P 43
	THERM_DP_CPH_D1	THERM_45S	THERM	CPUTHMSNS_D1_N 43
	THERM_DP_CPH_D2	THERM_45S	THERM	CPUTHMSNS_D2_P 43
	THERM_DP_CPH_D2	THERM_45S	THERM	CPUTHMSNS_D2_N 43
	SENSE_DP	SENSE_45S	SENSE	ISNS_CPUDDR_P 43
	SENSE_DP	SENSE_45S	SENSE	ISNS_CPUDDR_N 43
	SENSE_DP_LCDBKLT	SENSE_45S	SENSE	ISNS_LCDBKLT_P 42 60
	SENSE_DP_LCDBKLT	SENSE_45S	SENSE	ISNS_LCDBKLT_N 42 60
	SENSE_DP_TBT	SENSE_45S	SENSE	ISNS_TBT_P 44
	SENSE_DP_TBT	SENSE_45S	SENSE	ISNS_TBT_N 44
	SENSE_DP	SENSE_45S	SENSE	ISNS_LCDPANEL_P 44 65
	SENSE_DP	SENSE_45S	SENSE	ISNS_LCDPANEL_N 44 65
	SENSE_DP	SENSE_45S	SENSE	ISNS_HS_COMPUTING_P 42 44
	SENSE_DP	SENSE_45S	SENSE	ISNS_HS_COMPUTING_N 42 44
	SENSE_DP	SENSE_45S	SENSE	ISNS_HS_OTHER5V_P 42
	SENSE_DP	SENSE_45S	SENSE	ISNS_HS_OTHER5V_N 42
	SENSE_DP	SENSE_45S	SENSE	ISNS_HS_OTHER3V3_P 42
	SENSE_DP	SENSE_45S	SENSE	ISNS_HS_OTHER3V3_N 42
	SENSE_DP_CPHVR	SENSE_45S	SENSE	CPUVR_ISNS_P 43
	SENSE_DP_CPHVR	SENSE_45S	SENSE	CPUVR_ISNS_N 43
	SENSE_DP_CPHVR	SENSE_45S	SENSE	CPUVR_ISNS_R_P 43
	SENSE_DP_CPHVR	SENSE_45S	SENSE	CPUVR_ISNS_R_N 43
	SENSE_DP	SENSE_45S	SENSE	ISNS_1V05_S0_P 43 59
	SENSE_DP	SENSE_45S	SENSE	ISNS_1V05_S0_N 43 59
	SENSE_DP	SENSE_45S	SENSE	ISNS_SSD_P 43
	SENSE_DP	SENSE_45S	SENSE	ISNS_SSD_N 43
	SENSE_DP	SENSE_45S	SENSE	ISNS_TPAD_P 42
	SENSE_DP	SENSE_45S	SENSE	ISNS_TPAD_N 42
	SENSE_DP	SENSE_45S	SENSE	ISNS_1V8_S3_P 43 61
	SENSE_DP	SENSE_45S	SENSE	ISNS_1V8_S3_N 43 61
	SENSE_DP	SENSE_45S	SENSE	ISNS_PP3V3S0_P 43
	SENSE_DP	SENSE_45S	SENSE	ISNS_PP3V3S0_N 43
	SENSE_DP	SENSE_45S	SENSE	ISNS_PP5V50_P 43
	SENSE_DP	SENSE_45S	SENSE	ISNS_PP5V50_N 43
	SENSE_DP_CPHHIGN	SENSE_45S	SENSE	ISNS_CPHHIGAIN_P 44 45
	SENSE_DP_CPHHIGN	SENSE_45S	SENSE	ISNS_CPHHIGAIN_N 44 45
	SENSE_DP_CPHHIGN	SENSE_45S	SENSE	ISNS_CPHHIGAIN_R_P 44
	SENSE_DP_CPHHIGN	SENSE_45S	SENSE	ISNS_CPHHIGAIN_R_N 44
	SENSE_DP_CHGR_CSI	SENSE_45S	SENSE	CHGR_CSI_P 54
	SENSE_DP_CHGR_CSI	SENSE_45S	SENSE	CHGR_CSI_N 54
	SENSE_DP_CHGR_CSI	SENSE_45S	SENSE	CHGR_CSI_R_P 54
	SENSE_DP_CHGR_CSI	SENSE_45S	SENSE	CHGR_CSI_R_N 54
	SENSE_DP_CHGR_CSO	SENSE_45S	SENSE	CHGR_CSO_P 54
	SENSE_DP_CHGR_CSO	SENSE_45S	SENSE	CHGR_CSO_N 54
	SENSE_DP_CHGR_CSO	SENSE_45S	SENSE	CHGR_CSO_R_P 44 54
	SENSE_DP_CHGR_CSO	SENSE_45S	SENSE	CHGR_CSO_R_N 44 54
The signals below have no topologies assigned.				
	DP_NO_TOPOLOGY	SENSE_45S	SENSE	CPUVR_ISNS1_P 43 56
	DP_NO_TOPOLOGY	SENSE_45S	SENSE	CPUVR_ISNS1_N 43 56
	DP_NO_TOPOLOGY	SENSE_45S	SENSE	CPUVR_ISNS2_P 43 56
	DP_NO_TOPOLOGY	SENSE_45S	SENSE	CPUVR_ISNS2_N 43 56

X304 Specific Net Properties

ELECTRICAL CONST SET		NET TYPE			
		PHYSICAL	SPACING		
	AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	AUD_LQ2_L_P	48 50
	AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	AUD_LQ2_L_N	48 50
	AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	AUD_SPKRAMP_LIN_P	50
	AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	AUD_SPKRAMP_LIN_N	50
	AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	SPKRAMP_LIN_P	50
	AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	SPKRAMP_LIN_N	50
	AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	AUD_LQ2_R_P	48 50
	AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	AUD_LQ2_R_N	48 50
	AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	AUD_SPKRAMP_RIN_P	50
	AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	AUD_SPKRAMP_RIN_N	50
	AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	SPKRAMP_RIN_P	50
	AUDIO_DP_AMPTWT	ANL_AUDIO	AUDIO	SPKRAMP_RIN_N	50
	AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	AUD_LQ3_L_P	48 50
	AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	AUD_LQ3_L_N	48 50
	AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	AUD_SPKRAMP_LSUBIN_P	50
	AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	AUD_SPKRAMP_LSUBIN_N	50
	AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	LSUBIN_P	50
	AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	LSUBIN_N	50
	AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	AUD_LQ3_R_P	48 50
	AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	AUD_LQ3_R_N	48 50
	AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	AUD_SPKRAMP_RSUBIN_P	50
	AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	AUD_SPKRAMP_RSUBIN_N	50
	AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	RSUBIN_P	50
	AUDIO_DP_AMPSUB	ANL_AUDIO	AUDIO	RSUBIN_N	50
	AUDIO_DP_SPKSUB	DTG_AUDIO	AUDIO	SPKRCONN_SL_OUT_P	50 52 71
	AUDIO_DP_SPKSUB	DTG_AUDIO	AUDIO	SPKRCONN_SL_OUT_N	50 52 71
	AUDIO_DP_SPKSUB	DTG_AUDIO	AUDIO	SPKRCONN_SR_OUT_P	50 52 71
	AUDIO_DP_SPKSUB	DTG_AUDIO	AUDIO	SPKRCONN_SR_OUT_N	50 52 71
	AUDIO_DP_SEKTWT	DTG_AUDIO	AUDIO	SPKRCONN_L_OUT_P	50 52 71
	AUDIO_DP_SEKTWT	DTG_AUDIO	AUDIO	SPKRCONN_L_OUT_N	50 52 71
	AUDIO_DP_SEKTWT	DTG_AUDIO	AUDIO	SPKRCONN_R_OUT_P	50 52 71
	AUDIO_DP_SEKTWT	DTG_AUDIO	AUDIO	SPKRCONN_R_OUT_N	50 52 71
	AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_CH_HS_GND	48 52
	AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_CONN_HS_MIC_P	52
	AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_CONN_SLEEVE	52
	AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_CONN_SLEEVE_XW	51 52
	AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_HP_PORT_REFCH	48 52
	AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_HS_MIC_P	51 52
	AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	CODEC_HS_MIC_P	48
	AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	HS_MIC_P	48 51
	AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_CONN_HS_MIC_N	52
	AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_CONN_RING2	52
	AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_CONN_RING2_XW	51 52
	AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_HP_PORT_REFUS	48 52
	AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_HS_MIC_N	51 52
	AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	AUD_US_HS_GND	48 52
	AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	HS_MIC_N	48 51
	AUDIO_DP_MIC	ANL_AUDIO_WIDE	AUDIO	CODEC_HS_MIC_N	48
					
			SB_POWER	PP3V3_S5	68 71
			SB_POWER	PP3V3_S0	68 71
					
					
					
					
					
					
					
					
					
					
					
					
					

SYNC MASTER-VHARTANTO J44		SYNC DATE=01/04/2013	
PAGE TITLE			
Project Specific Constraints			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-1573	D	
REVISION		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		dvt1	
		PAGE	118 OF 120
		SHEET	80 OF 82



















































PCI Express Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_2SAME	*	=3X_DIELECTRIC	?	PCIE_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PCIE_TXRX	*	=6X_DIELECTRIC	?	PCIE_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIE_2OTHER	*	=4X_DIELECTRIC	?	PCIE_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
PCIE_2CLK	*	=7X_DIELECTRIC	?	PCIE_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIECLK_2OTHER	*	=7X_DIELECTRIC	?	PCIECLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE *	*	*	PCIE_2OTHER
PCIE_*	=SAME	*	PCIE_2SAME
PCIE *	CLK *	*	PCIE_2CLK
CLK_PCIE	*	*	PCIECLK_2OTHER
PCIE_TX	*_RX	*	PCIE_TXRX
PCIE_RX	* TX	*	PCIE_TXRX

PCI Express Properties

ELECTRICAL CONST SET		NET TYPE			
		PHYSICAL	SPACING		
	PCIE_SSD_D2R	PCIE_85D	PCIE_RX	PCIE_SSD_D2R P<3..1>	12 32 71
	PCIE_SSD_D2R	PCIE_85D	PCIE_RX	PCIE_SSD_D2R N<3..1>	12 32 71
	PCIE_SSD_D2R_PP	PCIE_85D	PCIE_RX	PCIE_SSD_D2R P<0>	12 32 71
	PCIE_SSD_D2R_PP	PCIE_85D	PCIE_RX	PCIE_SSD_D2R N<0>	12 32
	PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D C P<3..0>	12 32 71
	PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D C N<3..0>	12 32 71
	PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D P<3..0>	32 71
	PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D N<3..0>	32 71
	PCIE_TBT_D2R_0	PCIE_85D	PCIE_RX	PCIE_TBT_D2R P<0>	14 25 71
	PCIE_TBT_D2R_0	PCIE_85D	PCIE_RX	PCIE_TBT_D2R N<0>	14 25 71
	PCIE_TBT_D2R_0	PCIE_85D	PCIE_RX	PCIE_TBT_D2R C P<0>	25
	PCIE_TBT_D2R_0	PCIE_85D	PCIE_RX	PCIE_TBT_D2R C N<0>	25
	PCIE_TBT_D2R	PCIE_85D	PCIE_RX	PCIE_TBT_D2R P<3..1>	14 25 71
	PCIE_TBT_D2R	PCIE_85D	PCIE_RX	PCIE_TBT_D2R N<3..1>	14 25 71
	PCIE_TBT_D2R	PCIE_85D	PCIE_RX	PCIE_TBT_D2R C P<3..1>	25 71
	PCIE_TBT_D2R	PCIE_85D	PCIE_RX	PCIE_TBT_D2R C N<3..1>	25 71
	PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D P<3..0>	25 71
	PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D N<3..0>	25 71
	PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D C P<3..0>	14 25 71
	PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D C N<3..0>	14 25 71
	PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D P	66 71
	PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D N	66 71
	PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D C P	14 66 71
	PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D C N	14 66 71
	PCIE_AP_D2R	PCIE_85D	PCIE_RX	PCIE_AP_D2R P	14 66 71
	PCIE_AP_D2R	PCIE_85D	PCIE_RX	PCIE_AP_D2R N	14 66 71
	PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M AP CONN P	66
	PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M AP CONN N	66
	PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M AP P	12 66 71
	PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M AP N	12 66 71
	PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M CAMERA P	12 34 71
	PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M CAMERA N	12 34 71
	PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M CAMERA C P	33 34
	PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M CAMERA C N	33 34
	PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M SSD P	12 32 71
	PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M SSD N	12 32 71
	PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M SSD RC1 P	32
	PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M SSD RC1 N	32
	PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M SSD RC2 P	32
	PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M SSD RC2 N	32
	PCIE_CLK100M_TBT	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M TBT P	12 25 71
	PCIE_CLK100M_TBT	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M TBT N	12 25 71
	PCIE_CAMERA_D2R	PCIE_85D	PCIE_RX	PCIE_CAMERA_D2R P	14 34 71
	PCIE_CAMERA_D2R	PCIE_85D	PCIE_RX	PCIE_CAMERA_D2R N	14 34 71
	PCIE_CAMERA_D2R	PCIE_85D	PCIE_RX	PCIE_CAMERA_D2R C P	33 34
	PCIE_CAMERA_D2R	PCIE_85D	PCIE_RX	PCIE_CAMERA_D2R C N	33 34
	PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D P	33 34
	PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D N	33 34
	PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D C P	14 34
	PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D C N	14 34

8	7	6	5	4	3	2	1
Change List: <RDAR://COMPONENT/XXXXXX> X304 HW EE SCHEMATIC PROTO 0							
Kismet: AFP://KISMET.APPLE.COM/KISMET-PROJECTS/X304							
Useful Wiki Links: Schematic Conventions - https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design							
MobileMac HW Radar: <rdar://component/497591> MobileMac HW Task <rdar://component/497587> MobileMac HW Schematic <rdar://component/497585> MobileMac HW New Bugs <rdar://component/497588> MobileMac HW Layout <rdar://component/497590> MobileMac HW Investigation <rdar://component/497589> MobileMac HW Architecture							
Other Info: Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations							
www.vinafix.vn							
8	7	6	5	4	3	2	1

D

D

C


C

B

B

A

A

SYNC MASTER=J14		SYNC DATE=10/23/2012	
PAGE TITLE			
Reference			
 Apple Inc.	DRAWING NUMBER		051-1573
	REVISION		8.0.0
	BRANCH		dvt1
	PAGE		120 OF 120
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 82 OF 82	