








LZ1/LZ1A(Z380) Intel Chief River Platform (Optimus) Block Diagram



02



Ivy Bridge Processor (DDR3)








The CFG signals have a default value of '1' if not terminated on the board.



```
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```



Cougar Point/Panther Point (DMI,FDI,PM)

Cougar Point/Panther Point (LVDS,DDI)




Cougar Point-M/Panther Point (PCI,USB,NVRAM)

Cougar Point-M/Panther Point (PCI-E,SMBUS,CLK)




Cougar Point/Panther Point (GPIO,VSS_NCTF,RSVD)

09



GPIO Pull-up/Pull-down(CLG)




Board ID

Board ID For Function	ID1 GPIO6	ID2 GPIO16	ID3 GPIO13
SDV	0	0	0
SIV	0	0	1
SVT	0	1	0
SOVP			

Board ID:
BOARD_ID1
BOARD_ID2
BOARD_ID3

PCB LAYER ID:
6 layer-->0
8 layer-->1


System ID[0.1]:
-->LZ1 [0.0]
-->LZ2 [0.1]
-->LZ3 [1.0]



SGPIO




SV_SET_UP
High = Strong (Default)



HOST_ALERT#1_R R143 1K 4 +3V_S5

Intel ME Crypto Transport Layer Security (TLS) cipher suite
Low = Disable (Default)
High = Enable

MFG-TEST




	Optimus	UMA
Stuff	R498	R497
No Stuff	R497	R498


+3V R497 10K 4 DGPU_PRST# R498 DIS@100K 4

PROJECT LZ1
Quanta Computer Inc.


Cougar Point/Panther Point (GND)




CPT_PPT_Rev_0p5




CPT_PPT_Rev_0p5






Place these Caps near So-Dimm1.





VREF DQ1 M1 Solution





VREF DQ0 M1 Solution





For PCIe clock request signal 07/05

power up sequence

- ▶ $t_{NVDD} > 0$
- ▶ $t_{FBVDDQ} > 0$
- ▶ $t_{PEX_VDD} > 0$
- ▶ $t_{FPx_IOVDD} \geq 0$
- ▶ $t_{FPy_IOVDD} \geq 0$
- ▶ The ramp time for any rail must be more than 40 ns







Figure 18. Recommended Power Off Sequencing Order








- ▶ Pull down IFPxy_IOVDD with 10 kΩ resistor
- ▶ Pull down IFPxy_PLLVDD with 10 kΩ resistor
- ▶ The other IO pins can be NC
- ▶ It is also recommended that footprints for both a 10 kΩ resistor to ground and a 10 kΩ resistor to power be implemented as stuffing options to allow for flexibility in design options

Figure 6.12 Unused IFP Interface


7.4 Unused DAC Interface

- Pull down the DACx_VDD with a 10 k Ω resistor
- The other DAC IO pins (including DACx_VREF, DACx_RSET) can be NC





For unused dedicated (non-AUX) I2C pins, pull-up both the I2Cx_SCL, I2Cx_SDA, to 3.3 V using 2.2 k Ω resistors, routing.

PCI_DEVID[4]/SUBVENDOR

4.99K/F 4: CS24992FB26 [RES CHIP 4.99K 1/16W +1% (0402)]
10K/F 4: CS31002FB26 [RES CHIP 10K 1/16W +1% (0402)]
15K/F 4: CS31502FB26 [RES CHIP 15K 1/16W +1% (0402)]
30K/F 4: CS33002FB13 [RES CHIP 30K 1/16W +1% (0402)]
34.8K/F 4: CS33482FB22 [RES CHIP 34.8K 1/16W +1% (0402)]
45.3K/F 4: CS34532FB18 [RES CHIP 45.3K 1/16W +1% (0402)]

(Ra)

AKD5MGWTW00
AKD5MGWT500





N13M-GE1 (GF119)	NVVDD (0.9V)
GPU_VID0	0 (R116)
GPU_VID1	0 (R85)
GPU_VID2	0 (R83)
GPU_VID3	0 (R84)
GPU_VID4	1 (R96)
GPU_VID5	1 (R97)



CHANNEL A: 1024MB DDR3

18





[15,19] VMA_DQ[63..0]
[15,19] VMA_DM[7..0]
[15,19] VMA_WDQS[7..0]
[15,19] VMA_RDQS[7..0]
[15,19] FBA_CMD[30..0]



CHANNEL A: 1024MB DDR3




[15,18] VMA_DQ[63:0]
 [15,18] VMA_DM[7:0]
 [15,18] VMA_WDQS[7:0]
 [15,18] FBA_CMD[30:0]
 [15,18] VMA_RDQS[7:0]

VMA_CLK1
 R18
 DIS@162F_4
 VMA_CLK1#




[6] INT_HDMI_TXDP2	C535	0.1U/10V_4	HDMI TX2+
[6] INT_HDMI_TXDN2	C534	0.1U/10V_4	HDMI TX2-
[6] INT_HDMI_TXDP1	C533	0.1U/10V_4	HDMI TX1+
[6] INT_HDMI_TXDN1	C532	0.1U/10V_4	HDMI TX1-
[6] INT_HDMI_TXDP0	C531	0.1U/10V_4	HDMI TX0+
[6] INT_HDMI_TXDN0	C530	0.1U/10V_4	HDMI TX0-
[6] INT_HDMI_TXCP	C529	0.1U/10V_4	HDMI CLK+
[6] INT_HDMI_TXCN	C528	0.1U/10V_4	HDMI CLK-

[6] INT_HDMI_SCL	INT_HDMI_SCL
[6] INT_HDMI_SDA	INT_HDMI_SDA
[6] INT_HDMI_HP	INT_HDMI_HP




For EMI






Layout note: Place close to HDMI CONN

For ESD




For EMI












22




EC-C-08

¹For RF.




Transformer

Reserve for Surge
Line to Line TVS










Layout:
All termination signal
should have 30 mil trace






RJ45 Connector





25









USB 2.0 BOARD UP Right







CCD BOARD





Touch pad






MMB




BLUETOOTH




KEYBOARD





POWER BOARD



LEDs





The diagram illustrates the CN11 connector pinout and its connections. The connector is a 42-pin D-sub connector. The pin connections are as follows:

- Pin 1:** XD_RDY
- Pin 2:** XD_RE#
- Pin 3:** XD_CE#
- Pin 4:** XD_CLE
- Pin 5:** XD_ALE
- Pin 6:** XD_WE#
- Pin 7:** XD_WP#
- Pin 8:** XD_D0
- Pin 9:** XD_D1
- Pin 10:** XD_D2
- Pin 11:** XD_D3
- Pin 12:** SD_CMD
- Pin 13:** (1SD-DAT2)
- Pin 14:** (2SD-CMD)
- Pin 15:** (1MS-DAT3)
- Pin 16:** (2MS-CLK)
- Pin 17:** (3MS-DAT3)
- Pin 18:** (4MS-INS)
- Pin 19:** (5MS-DAT2)
- Pin 20:** (6MS-DAT0)
- Pin 21:** (7MS-DAT1)
- Pin 22:** (8MS-DAT0)
- Pin 23:** (9MS-DAT1)
- Pin 24:** (10MS-DAT0)
- Pin 25:** (11MS-DAT1)
- Pin 26:** (12MS-DAT0)
- Pin 27:** (13MS-DAT1)
- Pin 28:** (14MS-DAT0)
- Pin 29:** (15MS-DAT1)
- Pin 30:** (16MS-DAT0)
- Pin 31:** (17MS-DAT1)
- Pin 32:** (18MS-DAT0)
- Pin 33:** (19MS-DAT1)
- Pin 34:** (20MS-DAT0)
- Pin 35:** (21MS-DAT1)
- Pin 36:** (22MS-DAT0)
- Pin 37:** SHIELD1-GND
- Pin 38:** SHIELD2-GND
- Pin 41:** SHIELD3-GND
- Pin 42:** SHIELD4-GND

Power and signal connections are shown on the right side of the diagram:



- MS_D1:** Connected to VCC_XD0
- MS_BS:** Connected to VCC_XD0
- SD_CLK:** Connected to VCC_XD0
- SD_D0:** Connected to VCC_XD0
- XD_D3:** Connected to VCC_XD0
- XD_D4:** Connected to VCC_XD0
- XD_D5:** Connected to VCC_XD0
- XD_D6:** Connected to VCC_XD0
- XD_D7:** Connected to VCC_XD0
- XD_CS#:** Connected to VCC_XD0
- SD_WP:** Connected to VCC_XD0
- SD_CS#:** Connected to VCC_XD0

Decoupling capacitors are shown with the following values:


- C539:** 0.1u/10V_4
- C540:** 0.1u/10V_4
- C541:** 10u/5V_6
- C542:** 0.1u/10V_4

EMI







EC-B-08



EC-B-08




EC-B-08




EC-B-10

RF




ESD




Screw For ME

ME-other holes

Round screw hole(8 guard hole)*7 for ESD




WLAN




SMT GUIDE	H=4mm	PN: MBIM3002010
SMT NUT	H=4mm	PN: MBIM3001010


VGA



SMT NUT	H=5.1mm	PN: MBKL6001010
---------	---------	-----------------




CPU BKT







non-connect GND for ESD


+3V, +5V,+1.5V





3V_S5, 5V_S5





















LZ1 / Z380 Chief River Schematic EC Tracking Record B (for SDV,A --> SIV,B)OCT. 07, 2011

45

EC #	Page	Description	Date
EC-B-01	24	Change INT_MIC type from DIP to Cable.	2011.09.14A
	33	Change VGA NUT P/N type for ME request.	2011.09.28A
EC-B-02	09	Modify Syatem ID & Board ID.	2011.09.19A
EC-B-03	22	Add and reverse 6.8pf to GND for RF request.	2011.09.20A
EC-B-05	30	Setting K/B ID.	2011.09.21A
EC-B-06	26	Modify WLAN & BT COMBO function.	2011.09.22A
EC-B-07	26	Modify AOAC function.	2011.09.22A
EC-B-08	20,23,27,30,33	Add and reverse 0.1uf to GND for EMI Request.	2011.09.22A
EC-B-09	2,6,7,10,31	Add and reverse some material for Deep S3 function.	2011.09.23A
EC-B-10	33	Reverse 0.1uf to GND for ESD Request.	2011.09.25A
EC-B-11	28,31	Change and reverse FAN control from EC .	2011.09.29A

 PROJECT LZ1 Quanta Computer Inc.		Rev 1B
		Size Custom Document Number EC Tracking Record
Date: Monday, January 09, 2012		Sheet 45 of 46

LZ1 / Z380 Chief River Schematic EC Tracking Record B (for SIV,B --> SIT1,C1)NOV. 07, 2011			
EC #	Page	Description	Date
EC-B-01	2,7,10,12,13,31	Modify schematoc for Deep S3 function.	2011.11.07A
EC-B-02	09	Modify Board ID.	2011.11.16A
EC-B-03	42,43	Tune GPU Sequence from Nvidia request.	2011.11.17A
EC-B-05	12,22	Add 3.3pf & 6.8pf to GND For RF Request.	2011.11.17B
EC-B-06	7,8	Modify schematic for support HM70.	2011.11.28A
EC-B-07	23	Change Transformer type for 家電下鄉surge.	2011.11.28A
EC-B-08	22	Modify brightness control from EC or PCH.	2011.11.28A
EC-B-09	24	Change INT_MIC footprint.	2011.11.28A



PROJECT LZ1
Quanta Computer Inc.