

UMA & Optimus Schematics Document

IVY Bridge(rPGA989)

E数码电脑荟萃资料库 <http://shop111621016.taobao.com>
最全最新IT数码综合资料<http://www.5256xuexi.com>

DY :NotInstalled

UMA:UMA platform installed

OPS:Optimus

CR:Chief River

V: V-Series installed

<Variant Name>

緯創資通

Wistron Corporation

21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

Title

Cover Page

Size
A4

Document Number

LSS-1

Rev
1

Date: Friday, February 10, 2012

Sheet 1 of 105

SYSTEM DC/DC TPS51461 48		CPU DC/DC TPS51640 42~44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
5V_S5	VCCSA	DCBATOUT	VCC_CORE

SYSTEM DC/DC TPS51219 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

SYSTEM DC/DC TPS51225 41	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5

SYSTEM DC/DC RT8207 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 DDR_VREF_S3


SYSTEM DC/DC TPS51640 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE

TI CHARGER BQ24737 40	
INPUTS	OUTPUTS
AD_JK	BT+

SYSTEM DC/DC RT9018B 47	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S0

LDO RT8207 46	
INPUTS	OUTPUTS
5V_S5	0D75V_S0

PCB LAYER	
L1:Top	L5:GND
L2:VCC	L6:Bottom
L3:Signal	
L4:Signal	



PCH Strapping Chief River Schematic Checklist Rev0.72

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIe Routing

LANE1	X
LANE2	Mini Card2(WWAN)
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	X
LANE6	Intel GBE LAN / LAN
LANE7	X
LANE8	Express Card

USB Table port9 is debug port

Pair	Device
0	USB3.0 ext port 1
1	USB3.0 ext port 2
2	USB3.0 ext port 3
3	USB3.0 ext port 4
4	BLUETOOTH (USB1.1)
5	Fingerprint (USB1.1)
6	X
7	X
8	Mini Card2 (WWAN)
9	USB ext. port 4 / E-SATA /USB CHARGER
10	CARD READER
11	Mini Card1 (WLAN)
12	CCD
13	New Card

Processor Strapping Chief River Schematic Checklist Rev0.72

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. 1: Embedded DisplayPort. 0: Enabled - An external Display Port device is connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION
		ACTIVE IN	
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 1D0V_S0 VCCSA 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1.0V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
1D05V_LAN	1.05V	S0/M0, SX/M3	ON whenever iAMT is active
3D3V_M 1D05V_M	3.3V 1.05V	S0/M0, SX/M3, WOL_EN	ON for iAMTLegacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

SATA Table

SATA	
Pair	Device
0	HDD1
1	mSATA
2	N/A
3	N/A
4	ODD
5	ESATA

SMBus ADDRESSES


I 2 C / SMBus Addresses	Ref Des	Chief River CRV
Device	Address	Hex Bus
EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP		SMML1_CLK/SMML1_DATA SMML1_CLK/SMML1_DATA SMML1_CLK/SMML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			Table of Content		
Size	Document Number			Rev	
A3	LSS-1			1	
Date:	Friday, February 10, 2012	Sheet	3	of	105

 Wistron Corporation 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C	
Title	
CPU (PCIE/DMI/FDI) Size A3 Document Number LSS-1 Rev 1	
Date: Wednesday, February 22, 2012 Sheet 4 of 105	




SSID = CPU

CPU1C 3 OF 9

SANDY

DDR SYSTEM MEMORY A




SANDY
62.10055.421
2nd = 62.10040.771

CPU1D 4 OF 9

SANDY

DDR SYSTEM MEMORY B



SANDY
62.10055.421
2nd = 62.10040.771


<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			CPU (DDR)	
Size			LSS-1	
Date: Wednesday, February 22, 2012			Sheet 6 of 105	
Document Number			Rev 1	

SSID = CPU




PEG Static Lane Reversal - CFG2 is for the 16x

CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed
------	--





Display Port Presence Strap

CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port
------	--




PCIE Port Bifurcation Straps

CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
----------	--



PEG DEFER TRAINING

CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training
------	---




SANDY
62.10055.421
2nd = 62.10040.771

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (RESERVED)		
Size A3	Document Number LSS-1	Rev 1
Date: Wednesday, February 22, 2012 Sheet 7 of 105		

VCC CORE:53A



VCC_CORE

AG35 VCC
AG34 VCC
AG33 VCC
AG32 VCC
AG31 VCC
AG30 VCC
AG29 VCC
AG28 VCC
AG27 VCC
AG26 VCC
AF35 VCC
AF34 VCC
AF33 VCC
AF32 VCC
AF31 VCC
AF30 VCC
AF29 VCC
AF28 VCC
AF27 VCC
AF26 VCC
AD35 VCC
AD34 VCC
AD33 VCC
AD32 VCC
AD31 VCC
AD30 VCC
AD29 VCC
AD28 VCC
AD27 VCC
AD26 VCC
AC35 VCC
AC34 VCC
AC33 VCC
AC32 VCC
AC31 VCC
AC30 VCC
AC29 VCC
AC28 VCC
AC27 VCC
AC26 VCC
AA35 VCC
AA34 VCC
AA33 VCC
AA32 VCC
AA31 VCC
AA30 VCC
AA29 VCC
AA28 VCC
AA27 VCC
AA26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
R35 VCC
R34 VCC
R33 VCC
R32 VCC
R31 VCC
R30 VCC
R29 VCC
R28 VCC
R27 VCC
R26 VCC
P35 VCC
P34 VCC
P33 VCC
P32 VCC
P31 VCC
P30 VCC
P29 VCC
P28 VCC
P27 VCC
P26 VCC

POWER

SANDY


CORE SUPPLY

SVID

SENSE LINES

SANDY
62.10055.421
2nd = 62.10040.771

VCCIO:8.5A



1D05V_VTT

VIDALERT#
VIDSCLK#
VIDSOUT

AJ29 H.CPU.SVIDALRT#
AJ30 H.CPU.SVIDCLK#
AJ28 H.CPU.SVIDDAT

1D05V_VTT
R810 130R2F-1-GP
R802 75R2F-2-GP

R803 43R2J-GP

VR.SVID.ALERT# 42
H.CPU.SVIDCLK 42
H.CPU.SVIDDAT 42

VCC_CORE
R805 100R2F-L1-GP-U
R807 100R2F-L1-GP-U

VCC_SENSE
VSS_SENSE

AJ35
AJ34

VCCSENSE 42
VSSSENSE 42

VCCIO_SENSE
VSSIO_SENSE

B10
A10

VCCIO_SENSE 45
VSSIO_SENSE 45

1D05V_VTT

R804 10R2F-L-GP

VCCIO_SENSE


VSSIO_SENSE

R806 10R2F-L-GP



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (VCC CORE)	
Size	Document Number	Rev		
Custom	LSS-1	1		
Date:	Wednesday, February 22, 2012	Sheet	8	of 105



SSID = CPU



D

C

B



A

BLANK

<Variant Name>

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C</div></div>		
Title <div><Title></div>		
Size <div>A4</div>	Document Number <div>LSS-1</div>	Rev <div>1</div>
Date <div>Friday, February 10, 2012</div>	Sheet <div>11</div>	of <div>105</div>

CAD Note: All VREF traces should have 20:20 mil trace geometry




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

M3

LSS-1

Sheet 12 of 105

3D3V_PCIE_AOAC tie to I/O board WLAN, WWAN





For EC, low Enable



19,31,65 PCIE_WAKE# >>>

27 WLAN_PWR_EN >>>

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AOAC			
Size A4	Document Number LSS-1		Rev 1
Date:	Wednesday, February 22, 2012	Sheet 13 of	105







BLANK

<Variant Name>




<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>DDR3-SODIMM2</div>		
Size <div>A4</div>	Document Number <div>LSS-1</div>	Rev <div>1</div>
Date: Friday, February 10, 2012		Sheet 16 of 105



L_DDC_DATA(K47):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display




Close to PCH
Close to PCH and keep 20mil
away from other signal.



LVDS



Digital Display Interface




CRT

Notes:
1K 0.5% 0402

The recommended value for this external resistor is 1.0 k $\pm 0.5\%$. The CRT DAC outputs may be measured when the display is completely white. If CRT DAC signal voltage value is between 665 mV to 770 mV, then the video level is within VESA specification and the reference resistor value is optimal for the motherboard design.



DDI Port B Detect: (SDVO_CTRL_DATA)
1: Port B detected
0: Port B not detected



HDMI








PORT	DDI PCH Pin Names	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	TMDSB_DATA2#
	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	TMDSB_DATA1#
	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	TMDSB_DATA0#
	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA
	DDPB_AUXN	NA
	DDPB_HPD	HDMI_HPD
	SDVO_CTRLCLK	HDMI_CTRLCLK
	SDVO_CTRLDATA	HDMI_CTRLDATA
	DDPD_AUXN	AT45
	DDPD_AUXP	AT43
	DDPD_HPD	BH41

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
PCH : LVDS/CRT/DDI		
Size	Document Number	Rev
A3	LSS-1	1
Date:	Wednesday, February 22, 2012	Sheet 17 of 105

SSID = PCH




BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)

Gx8 USB Table

Pair	Device
0	X
1	USB3.0, ext port1
2	USB2.0, ext port4
3	USB3.0, ext port2
4	Bluetooth
5	X
6	X
7	X
8	X
9	USB2.0, ext port3
10	Finger Print
11	Mini Card1 (Bluetooth)
12	CAMERA
13	X

USB 2.0 Overcurrent Pin Default Usage			
Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

OC[3:0]# for Device 29 (Ports 0-7)
OC[7:4]# for Device 26 (Ports 8-13)





<Variant Names>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PCH : PCI/USB/NVRAM/RSVD			
Size A3	Document Number		Rev 1
	LSS-1		
Date: Wednesday, February 22, 2012	Sheet 18	of	105

SSID = PCH

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and
routing length less than 500
mils.
DMI_IRCOMP keep W=4 mils and
routing length less than 500
mils.








Platforms supporting Deep S4/S5, but not wishing to participate in the handshake during wake and Deep S4/S5 entry may tie SUSACK# to SUSWARN#.

SUS_ACK#: For non-DWS platforms, this signal can be left unconnected. Due to the internal pull-up on this signal it will be pulled high in order for the boot sequence to proceed.

SYS_PWROK: the system is ready to start the exit from reset (de-asserts PLT_RST# to the processor)




PWROK: it indicates to PCH that its CORE well power is stable. - - - -

Active Sleep Well
(ASW) Power OK





DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

The diagram shows the DSWODVREN pin connected to a network of resistors. R1904 (330K) connects the pin to RTC_AUX_S5. R1905 (330K) connects the pin to ground, but it is marked with a green 'X' to indicate it should not be used. The label 'DSWODVREN' is shown in red text next to the pin.



SSID = PCH




If PCIE port 1 is disabled, it will cause all PCIE port disabled



WLAN CLK



LAN CLK



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
1. The Effect of Temperature on the Rate of Reaction of Hydrogen Peroxide with Potassium Iodide	John Doe	2018	Journal of Chemical Education	95	1234
2. Kinetic Study of the Reaction Between Sulfur Dioxide and Hydrogen Sulfide	Jane Smith	2017	Journal of Physical Chemistry	121	5678
3. The Influence of pH on the Stability of Aqueous Solutions of Various Salts	Michael Brown	2019	Journal of Analytical Chemistry	88	9101
4. Thermodynamic Properties of Aqueous Solutions of Sodium Chloride at Different Temperatures	Emily White	2016	Journal of Thermodynamics	110	2345
5. Kinetic Analysis of the Reaction Between Nitric Oxide and Carbon Monoxide	David Green	2020	Journal of Chemical Kinetics	52	6789
6. The Effect of Solvent Polarity on the Rate of Reaction of Ethyl Acetate with Hydroxide Ions	Sarah Black	2015	Journal of Organic Chemistry	80	1122
7. Kinetic Study of the Reaction Between Hydrogen Peroxide and Potassium Dichromate	Robert Grey	2018	Journal of Chemical Education	95	3456
8. The Influence of Temperature on the Solubility of Various Salts in Water	Laura Pink	2017	Journal of Physical Chemistry	121	7890
9. Kinetic Analysis of the Reaction Between Hydrogen Peroxide and Potassium Iodide in Aqueous Solution	James Blue	2019	Journal of Analytical Chemistry	88	1234
10. Thermodynamic Properties of Aqueous Solutions of Sodium Sulfate at Different Temperatures	Olivia Yellow	2016	Journal of Thermodynamics	110	5678
11. Kinetic Study of the Reaction Between Nitric Oxide and Carbon Monoxide in the Gas Phase	Benjamin Purple	2020	Journal of Chemical Kinetics	52	9012
12. The Effect of Solvent Polarity on the Rate of Reaction of Ethyl Acetate with Hydroxide Ions	Charlotte Brown	2015	Journal of Organic Chemistry	80	3456
13. Kinetic Analysis of the Reaction Between Hydrogen Peroxide and Potassium Dichromate	William Green	2018	Journal of Chemical Education	95	7890
14. The Influence of Temperature on the Solubility of Various Salts in Water	Isabella White	2017	Journal of Physical Chemistry	121	1234
15. Kinetic Study of the Reaction Between Hydrogen Peroxide and Potassium Iodide in Aqueous Solution	Lucas Black	2019	Journal of Analytical Chemistry	88	5678
16. Thermodynamic Properties of Aqueous Solutions of Sodium Sulfate at Different Temperatures	Sophia Grey	2016	Journal of Thermodynamics	110	9012
17. Kinetic Analysis of the Reaction Between Nitric Oxide and Carbon Monoxide in the Gas Phase	Matthew Blue	2020	Journal of Chemical Kinetics	52	3456
18. The Effect of Solvent Polarity on the Rate of Reaction of Ethyl Acetate with Hydroxide Ions	Grace Yellow	2015	Journal of Organic Chemistry	80	7890
19. Kinetic Study of the Reaction Between Hydrogen Peroxide and Potassium Dichromate	Christopher Purple	2018	Journal of Chemical Education	95	1234
20. The Influence of Temperature on the Solubility of Various Salts in Water	Victoria Brown	2017	Journal of Physical Chemistry	121	5678

Size
A3

Document Number	
-----------------	--



LSS-1

Date: Wednesday, February 22, 2012

Sheet 20 of 105




PCH : PCIE/SMBUS/CLK

- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.




29 HDA_CODEC_SYNC << 33R2J2-GP 1 R2113 HDA_SYNC




29 HDA_CODEC_RST# 33R2J-2-GP 1 R2129 HDA_RST#
30 HDA_CODEC_BITCLK 33R2J-2-GP 1 R2130 HDA_BITCLK



This signal has a weak internal pull-down.
On Die PLL VR is supplied by 1.5 V from VccVRM when
sampled high, 1.8 V from VccVRM when sampled low.



Notes:
ME_UNLOCK (HDA_SDO) connect to EC.
Make sure EC drive this pin "low" all the time.




m-SATA

HDD1

ODD

E-SATA

SSID = PCH



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH : POWER1

Size	A3
------	----

Document Number


LSS-1

Rev	
1	



Date: Tuesday, February 14, 2012

Sheet 23 of 105

SSID = PCH



SSID = PCH




<Variant Name>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
PCH : VSS		
Size	Document Number	Rev
A3	LSS-1	1
Date:	Friday, February 10, 2012	Sheet 25 of 105



BLANK

<Variant Name>



<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LSS-1</div>	Rev <div>1</div>
Date: Friday, February 10, 2012		Sheet 26 of 105



Thermal sensor




```
pin6, ALERT# OD
pin7, SYS_SHDN# OD
```



CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width
and spacing. Locate Capacity near Thermal diode.

4 WIRE PWM Fan Control circuit




BLANK

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LSS-1</div>	Rev <div>1</div>
Date: Friday, February 10, 2012		Sheet 30 of 105



25MHz XTAL



71.08111.N03, IC PCIE CTRL RTL8111F-CGT QFN 48P

71.08111.J03, IC PCI-E RTL8111E-VL-CGT QFN 48P


8111F can use GPIO to inform system to do LAN PHY power down.






L3102 adopt spec.
C3104 change to 4
type capacitor

Layout Note: Close to U3101 pin C3130 - C3134,C3138,C3139
For VDD10 pins - 3, 6, 9, 13, 29, 41, 45.

Layout Note: C3128&C3149
Close to U3101 pin21




Layout Note: C3135, C3140-C3144 Close to U3101 pin
For VDD33 pins - 12, 27, 39, 42, 47, 48.



BLANK

<Variant Name>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LSS-1		Rev 1
Date: Friday, February 10, 2012		Sheet 34 of	105

BLANK



<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>USB 3.0 Controller</div>		
Size <div>A4</div>	Document Number <div>LSS-1</div>	Rev <div>1</div>
Date: Friday, February 10, 2012		Sheet 35 of 105

Power Sequence





Run Power



1D5V_S0


MAX Current 3000 mA
Design Current 2100 mA
Total= 11.39A




<Variant Name>

緯創資通 Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichang, Taipei Hsien 221, Taiwan, R.O.C.	
Power Plane Enable	
Title Size A2 Document Number Date: Wednesday, February 22, 2012	Rev 1 LSS-1 Sheet 36 of 106

Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK




SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic


Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



5 S3 Power Reduction




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
ADAPTER		
Size	Document Number	Rev
A3	LSS-1	1
Date: Wednesday, February 22, 2012		
Sheet 37 of 105		

CHECK Adaptor ID PIN

Adaptor in to generate DCBATOUT




test point at bottom side

JV10-CS

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DCIN_JACK		
Size A4	Document Number LSS-1	Rev 1
Date: Wednesday, February 22, 2012 Sheet 38 of 105		

BATTERY CONNECTOR



JV10-CS

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **BATT_CONN**

Size Document Number **LSS-1** Rev **1**

Date: Wednesday, February 22, 2012 Sheet 39 of 105

SSID = Charger

A8(ANNIE/ASTRO)
PR4007,PR4008

R1:
UMA: 64.12425.6DL
DIS: 64.60425.6DL

AD+ total power	R1	R2
65w	12.4K	100K
80w	41.2k	100K
90w	60.4k	100K
120w	118k	100K

STOP_CHG#
connects to XBC


<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

File BQ24737_Charger

Size Document Number LSS-1 Rev 1

Date: Wednesday, February 22, 2012 Sheet 40 of 105







```
SSID = CPU.Regulator
```

Note:
VT1318M
For P/N 74.01318.073, plz use 30 pcs of MLCC(22uF).
For the next version(in September mid.), it can reduce the MLCC to 26 pcs.


Volterra's suggestion:
VCC 26x22uF for 2-PHASE VCC
VCCAXG 23x22uF for 1-PHASE VCCAXG

Boot Voltage	PR4265	PR4204
0V	887ohm	825ohm
1V	215ohm	191ohm





TPS51219 for 1D05V




JV10-CS

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			TPS51219_1D05V
Size	Document Number	LSS-1	
Date	Wednesday, February 22, 2012	Sheet	45 of 105
Rev	1		

	A	
SSID = PWR.Plane.Regulator_1p5v0p75v		



JV10-CS

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **RT8207M_1D5V_0D75V**



Size	Document Number	Rev
	LSS-1	1

Date: Wednesday, February 22, 2012 Sheet 46 of 105


```
SSID = PWR.Plane.Regulator_1p8v
```

RT9018B-18ZSP for 1D8V_S0

Design current=1.05A

$$V_{out} = 0.8 * (R1 + R2) / R2$$


TPS51461 for VCCSA



VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V

LVDS connector

Panel BL brightness/Power En/BL En


HALL SENSE

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih

105


Customer:	LSS-1	1
Date:	Wednesday, February 22, 2012	Sheet 49 of 105

[illegible]




CRT DDCDATA & DDCCLK level shift



CRT Hsync & Vsync level shift





CRT RGB





SSID = VIDEO

HDMI Passive Level Shifter


Close to HDMI Connector



HDMI CONNECTOR



HDMI DDC Passive Level Shifter



BLANK

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
eDP		
Size	Document Number	Rev
A4	LSS-1	1
Date: Friday, February 10, 2012		Sheet 52 of 105

BLANK

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>S-VIDEO</div>		
Size <div>A4</div>	Document Number <div>LSS-1</div>	Rev <div>1</div>
Date: Friday, February 10, 2012		Sheet 53 of 105

BLANK


<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>Reserved</div>	
Size <div>A4</div>	Document Number <div>LSS-1</div>
Date <div>Friday, February 10, 2012</div>	Rev <div>1</div>
Sheet 54 of 105	

SSID = User.Interface

ITP Connector


H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ITP			
Size	Document Number		Rev
A4	LSS-1		1
Date: Friday, February 10, 2012		Sheet 55	of 105


SATA HDD Connector



ODD Connector



SATA_RX- and SATA_RX+ Trace
Length match within 20 mil


Mars:
Exchange ODD and ESATA differential pair each other.



SATA Zero Power ODD


When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON







ESATA	
NAME	TYPE
S1	GND
S2	A+
S3	A-
S4	GND
S5	B-
S6	B+
S7	GND

USB	
NAME	TYPE
U1	VBUS
U2	D-
U3	D+
U4	GND



ESATA Repeater

ESD Protection POWER



Int. Mono Analog MIC for B series






Table 58.1 - Bi-direction ESD multi-source


Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	RSB5.6SMT2R	N/A	83.RSB56.BAF
ON SEMI	ESD5B5.0ST1G	N/A	83.ESD5B.0AF
NXP	PESD5V0S1BB	N/A	83.0005V.0AF

INTERNAL STEREO SPEAKERS










FOR CO-LAY

GIGA Lan Transformer



1st
68.IH601.301(Taimag) for 1000
68.HH035.301(Taimag) for 10/100
2nd
68.2413S.30A(Lankom) for 1000
68.H6441.301(Lankom) for 10/100

LAN Connector



TVS

83.00005.BAE

DIODE ARR SRV05-4.TCT SOT-23-6

83.09904.AAE

DIODE ESD AZC099-04S SOT23-6L

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RJ45 / Transformer

Size

Document Number

LSS-1


Rev

1


Date: Wednesday, February 22, 2012

Sheet 59 of 105

SPI FLASH ROM (8M byte) for PCH





SPI FLASH ROM (8M byte) for PCH



[illegible]

Only USB2.0

POWER



test point at bottom side



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
USB Connector		
Size	Document Number	Rev
A3	LSS-1	1
Date: Wednesday, February 22, 2012		
Sheet 61 of 105		


SSID = User.Interface

-SB 1013-2

Bluetooth conn.




	BT CONN.	WLAN CONN.
BT1	ASM	DY
R6301	ASM	DY
U6301	ASM	DY
C6301	ASM	DY
RN1803	DY	ASM
RN1804	ASM	DY





<Variant Name>

緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
Bluetooth					
Size	Document Number				Rev
A4	LSS-1				1
Date:	Wednesday, February 22, 2012		Sheet	63	of 105



Finger Printer Connector



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Printer Connector

Size
A4

Document Number

LSS-1


Rev
1

Date: Wednesday, February 22, 2012



Sheet 64 of 105

SSID = Wireless


Mini Card Connector(802.11a/b/g/n)



Place near MINI Card CONN





G6506~G6511
placement close WLAN1
in bottom side



SSID = Wireless

Mini Card Connector(WWAN)



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN Connector

Size
A3

Document Number

LSS-1

Rev

1

Date: Wednesday, February 22, 2012


Sheet 66 of 105

BLANK

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LSS-1</div>	Rev <div>1</div>
Date: Friday, February 10, 2012		Sheet 67 of 105

SSID = User.Interface




APS
LK430 : YES
LE430 : N/A
LK230 : YES

bom LA47

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title LED Bard/Power Button		
Size Custom	Document Number LSS-1	Rev 1
Date: Wednesday, February 22, 2012 Sheet 68 of 105		

SSID = KBC

Internal KeyBoard Connector






<<< KROW[0..7] 27
>>> KCOL[0..15] 27

* Membrane Pin Out Top View :

PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8

SSID = Touch.Pad



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
TOUCH PAD CONNECTOR		
Size	Document Number	Rev
Custom	LSS-1	1
Date: Wednesday, February 22, 2012 Sheet 69 of 105		

5	4	3	2	1
D				D
C				C
B				B
A				A

<Variant Name>

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>Hall Sensor</div>		
Size <div>A4</div>	Document Number <div>LSS-1</div>	Rev <div>1</div>
Date: Friday, February 10, 2012		Sheet 70 of 105

D

D

C


C

B


B

A

A



(BOTTOM VIEW)
TOP VIEW



<Variant Name>

緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
Dubug connector					
Size A4	Document Number LSS-1				Rev 1
Date: Wednesday, February 22, 2012		Sheet 71		of 105	

BLANK

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LSS-1</div>	Rev <div>1</div>
Date: Friday, February 10, 2012		Sheet 72 of 105

BLANK

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>Reserved</div>	
Size <div>A4</div>	Document Number <div>LSS-1</div>
Date <div>Friday, February 10, 2012</div>	Rev <div>1</div>
Sheet 73 of 105	



<Core Design>

緯創資通

Wistron Corporation

21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshien,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size

A2

Document Number

LSS-1

Rev

1

Date

Friday, February 10, 2012

Sheet

74

of

106

BLANK

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>New Card</div>		
Size <div>A4</div>	Document Number <div>LSS-1</div>	Rev <div>1</div>
Date: Friday, February 10, 2012		Sheet 75 of 105

BLANK


<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Reserved		
Size	Document Number				Rev
A4	LSS-1				1
Date: Friday, February 10, 2012			Sheet	76 of	105

TCM
LK430 : YES
LE430 : N/A
LK230 : YES



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LSS-1

Rev
1



Date: Wednesday, February 22, 2012

Sheet 77 of 105

BLANK

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>Reserved</div>	
Size <div>A4</div>	Document Number <div>LSS-1</div>
Date <div>Friday, February 10, 2012</div>	Rev <div>1</div>
Sheet 78 of 105	



Layout Comment :

- (1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.
- (2) Avoid routing under DCDC switching area.

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

G-Sensor

Size
 A4

Document Number

LSS-1

Rev
1

Date: Wednesday, February 22, 2012

Sheet 79 of 105

RFID




Table 80.1- Transistor multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
NXP	PDTC115TE	N/A	84.00115.E1K
ROHM	LTC015TEB	N/A	84.00015.B1H
Panasonic	DRC9115T0L	N/A	84.09115.A11

Table 80.2- EEPROM multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	BUL08-1FVJ-WGE2	N/A	72.BUL08.A0Q
NXP	PCA24S08ADP	N/A	72.24S08.A0Q
SANYO	LE26CAP08TT-TLM-H	N/A	72.26C08.00R

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LSS-1

Rev
1

1

Date: Wednesday, February 22, 2012

Sheet 80 of 105

BLANK

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number


LSS-1

Rev
1


Date: Friday, February 10, 2012

Sheet 81 of 105

POWER BUTTON BOARD



BUTTON BOARD



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Connector

Size
A4


Document Number


LSS-1

Rev
1

Date: Wednesday, February 22, 2012

Sheet 82 of 105





Logical Strap Bit Mapping		
Resistor	Pull Up	Pull Down
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

GPU_ROM_SI				
Type	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
Hynix (64x16) (0x2)	0	0	1	0
Samsung (64x16) (0x3)	0	0	1	1
Hynix (128x16) (0x6)	0	1	1	0
Samsung (128x16) (0x7)	0	1	1	1

GPU_ROM_SCLK			
Type	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG
N13P-NS1	0	0	1
N13M-GE1	1	0	0

GPU_ROM_SO			
Type	XLCK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR
N13P-NS1	0	0	1
N13M-GE1	0	1	0



STRAP0				
Type	USER[3]	USER[2]	USER[1]	USER[0]
EDID Panel	1	1	1	1



STRAP1				
Type	BGIO_PAD_CFG_ADDR[3]	BGIO_PAD_CFG_ADDR[2]	BGIO_PAD_CFG_ADDR[1]	BGIO_PAD_CFG_ADDR[0]
N13P-NS1	0	1	1	1
N13M-GE1	0	1	1	0

STRAP2				
Type	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
N13P-NS1	1	1	1	1
N13M-GE1	1	0	0	0

STRAP3_N13M-GE1 ONLY				
Type	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
EDID Panel	0	0	0	0

STRAP4_N13M-GE1 ONLY				
Type	Reserved	Reserved	PCIE_MAX_SPEED	DP_PLL_VDD33V
EDID Panel	0	0	0	1







<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			N13P-NS1(6/6): GND
Size B	Document Number	LSS-1	
Date:	Tuesday, February 14, 2012	Sheet 88 of	105

85 FBA_D[63:0] <<<






FB CMD mapping Mode D-N12x

Use Micron MT41J256M16RE-107-D for Layout placement




TABLE
DDR3 VIDEO MEMORY





	HYNIX 1GBITS (64Mx16)	SAMSUNG 1GBITS (64Mx16)
U100 U111 U99 U108 U107 U110 U105 U109	H5TQ1G63DFR-11C	K4W1G1646G-BC11

LOGIC



FB CMD mapping Mode D-N12x





<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **VIDEO MEMORY TERMINATION**

Size A4	Document Number LSS-1	Rev 1
Date: Wednesday, February 22, 2012	Sheet 91 of	105

VID[4.3]
01 = 0.975V (N13P-NSI)
10 = 0.875V (N13M-GE1)




+3VS to 3.3V_DELAY Transfer




1D5V_VGA_S0

AO4468, SO-8
Id=11.6A, Qg=9~12nC
Rdson=17.4~22m ohm



+3VS to 1.8V Transfer



1D8V_S0_NV = IFPA_IOVDD & IFPB_IOVDD, it should be the latest ramp up rail.

JV10-CS

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	DISCRETE VGA POWER
-------	---------------------------

Size A3	Document Number LSS-1	Rev 1
------------	---------------------------------	-----------------

Date: Wednesday, February 22, 2012 Sheet 93 of 105

D

C

B

A

BLANK

<Variant Name>

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C</div></div>		
Title <div><Title></div>		
Size <div>A4</div>	Document Number <div>LSS-1</div>	Rev <div>1</div>
Date:	Friday, February 10, 2012	Sheet 94 of 105

BLANK

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LSS-1</div>	Rev <div>1</div>
Date: Friday, February 10, 2012		Sheet 95 of 105

BLANK

<Variant Name>

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>TOUCH PANEL</div>		
Size <div>A4</div>	Document Number <div>LSS-1</div>	Rev <div>1</div>
Date: Friday, February 10, 2012		Sheet 96 of 105

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Change History		
Size A4	Document Number LSS-1	Rev 1
Date: Friday, February 10, 2012	Sheet 98 of	105

D

C

B

A

(Blanking)

<Variant Name>

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C</div></div>		
Title <div><Title></div>		
Size <div>A4</div>	Document Number <div>LSS-1</div>	Rev <div>1</div>
Date: Monday, February 20, 2012	Sheet 99 of 105	

(Blanking)

<Variant Name>


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Power Block Diagram</div>		
Size <div>A4</div>	Document Number <div>LSS-1</div>	Rev <div>1</div>
Date: Monday, February 20, 2012		Sheet 100 of 105

(Blanking)

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>SMBUS Block Diagram</div>		
Size <div>A4</div>	Document Number <div>LSS-1</div>	Rev <div>1</div>
Date: Monday, February 20, 2012		Sheet 101 of 105

Thermal Block Diagram



Change notes - Page 1

VERSION	DATE	ITEM	PAGE	Modify List	Issue Description	OWNER
SB	09/21	1	27	Change R2739 from 10KR to 20KR	PCB version goes into SB.	EE
		2	93	Move TC9301 to connect R9314 pin1 side	Place capacitor closer to electric load.	EE
		3	93	Delete R9315	Layout space constraint.	EE
		4	56	Delete TP5601 and connect HDD1 pin18 to GND	Remove unused test point.	EE
		5	42	Add PR4271 0-ohm resistor	Link power good signal of VCORE VRM.	EE
	09/22	1	37	Add R3731 and reserve R3732 0-ohm resistor	Follow Intel S3 power reduction circuit.	EE
		2	57	Add C5721~C5724 0.01uF 0402 capacitor	Follow Intel eSATA with repeater design guide.	EE
	09/23	1	49,59	Modify connector for LVDS1, RJ45	Drawing updated by ME.	ME
		2	42	Update PU4201 symbol	Revision change by vendor.	Power
	09/27	1	57	Rename duplicated net name	Existed net name suffix "_C", change to "_J".	EE
		2	45	Delete power gap between source and high-side MOS	Layout space constraint.	EE
	09/28	1	59	Swap net on transformer	Smoothen layout routing.	EE
		2	97	Reserve RF required capacitors	Request by RF team.	RF
	09/29	1	50,51	Change CRT1 and HDMI1 connector	ME drawing update.	ME
		2	42,43,44	Empty PC4201,PC4228,PC4229; stuff 0.1uF capacitor on PC4303,PC4317,PC4402; PC4236 change to 56pF; PC4238 change to 220pF; PR4201 to 21.5R; PR4210 to 475R; PR4215 to 15.8KR; PR4222 to 60.4KR; PR4227 to 56.2KR; PR4232,PR4256 to 499R; PR4235 to 30.1KR; PR4236 to 1.78KR; PR4237 to 845R; PR4238 to 1.3KR; PR4239 to 0R; PR4249 to 7.87KR; PR4255 to 30.1KR; PR4264 to 20KR; PR4246 to 715R; PC4213 to 4700pF	Request by Power Team.	Power
		3	65	Change R6502, short-pad to 0R-0402 and default empty	Reserve for future bluetooth module feature.	EE
	09/30	1	86	Add D8601 and connect net "AC_PRESENT"	Inform GPU about system power status.	EE
		2	38	Change connector "DCIN1"	ME design change.	ME
	10/3	1	68	Change part reference from "BTYL0" to "BTYL2"	To prevent OrCAD system bug on BOM creation.	EE
		2	36	Remove U3604 U3605 and related net	Remove defect power enable circuit.	EE
		3	45	Change PR4502 to 1KR, PC4502 to 0.1uF	Delay enable sequence for 1.05V power resume from S3.	Power
		4	86	Change R8634 from 30.1KR to 10KR	Set GPU strap following vendor debug result.	EE
		5	92	Set R9225 default empty	Double pull-up with R2223.	EE
		6	24	Change net name from 1D05V_VTT_VCCASW to 1D05V_VTT	Connect to 1D05V_VTT.	EE
	10/4	1	19,22	Empty R1923,R1924, move R2220 PU 3D3V_S5	Follow Intel design checklist and power sequence.	EE
		2	33	Remove TP3312 and connect chassis to GND	Better signal shielding.	EE
		3	22	Seperate RN2203, R2231 PU 3D3V_S0, R2232 PU 3D3V_S5	Follow Intel design checklist.	EE
	10/5	1	18	Stuff R1817, 8.2KR	Follow Intel design checklist.	EE
		2	68	Rename net "DC_BATFULL#_PWR" to "SATA_LED#_PWR"	Correct LED lighting behavior.	EE
		3	45	Empty PC4502 PR4507, stuff PR4506 as 8.87KR, PR4508 as 10KR, and PR4502 as 0R	Fine tuned 1.05V power sequence.	Power
		4	92	Change PU9202 PU9203 footprint	Change footprint for multiple component sources.	Power

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size

Document Number

Rev

A3

LSS-1

1

Date: Friday, February 10, 2012

Sheet 103 of 105

Change notes - Page 2

VERSION	DATE	ITEM	PAGE	Modify List	Issue Description	OWNER
SB	10/6	1	97	Change net name from "3D3V_RUNPWR" to "1D5V_RUNPWR"	Duplicated net name.	EE
	10/7	1	38,40	Change PU3801 PU4001 PU4002 PU4004 PU4005	Change by Power Team request.	Power
		2	45	Change PR4506 to 18KR and PR4508 to 20KR	Change by Power Team request.	Power
		3	28	Empty R2811 and stuff R2810	Solve T8 shutdown can't be performed issue.	Power
	10/11	1	41	Change PL4101	Change by Power Team request.	Power
	10/13	1	57	Stuff selected parts	Stuff parts for E49 USB2.0 port function.	EE
		2	63	Stuff selected parts	Stuff parts for Bluetooth module function.	EE
		3	20	Stuff RN2016	dGPU can be acknowledged when RN2016 stuffed.	EE
	SC	11/17	1	86	Change R8632 from 15KR to 4.99KR	nVidia specificaiton updates strap setting.
2			9	Rename net N11126255 to 1D5V_S0_VDDQ	Give regular name to power net.	EE
3			97	Add EC9731 0.1uF, 25V	Request by EMC team.	EMC
11/21		1	92	Add diode PD9201	For VGA_CORE enable signal discharge circuit.	EE
		2	92,93	Change PR9256 to 100KR, add R9315 100KR, C9309 0.1uF	Fine tune GPU power sequence.	EE
11/23		1	49	Add R4913 R4914 0R power shunt	Reserved for hall effect sensor power source.	EE
		2	59	Add AFTP5901 - AFTP5912	Place AFTP for manufactory.	EE
		3	22,59	Add RTC battery detect circuit.	For factory manufacturing process.	EE
11/24		1	49	Change TP4922 net name from 3D3V_S5 to 3D3V_HALL	Follow AFTP rule.	EE
11/25		1	69	Add switch TPLEN1 and TPRBN1, and change TPAD1	Requested by ME.	ME
		2	21,68	Modify APS LED circuit	Modify design to follow VB480.	EE
		3	27,65	Add net "WLAN_WAKE#" and related circuit	To support wake on wireless LAN function.	EE
		4	27	Add net "RJ45_DET#" circuit	For EC to sense RJ45 cable stuff or not.	EE
		5	27,56,66	Add HDD and mSATA detect circuit	For EC to sense devices stuff or not.	EE
		6	93	Remove R9314 10mR	Reduce voltage drop on power rail 1D5V_VGA_S0.	EE
11/28		1	97	Modify mini-card stand-off hole	Requested by ME.	ME
		2	58	Change SPK1 and MIC1, add SPK2	Requested by ME.	ME
11/29		1	13	Reserve R1351	Reserved for AOAC power	EE
		2	93	Reserve C9310 and R9316 soft start circuit	Reserved for power tuning.	EE
11/30		1	68	Change BTYL1	Downsize LED height for factory request.	EE
		2	31	Modify L3101	Downsize and follw project LGN-1.	EE
12/01		1	65,66,69	Change TPAD1, WLAN1, and WWAN1	ME changed.	ME
12/05		1	69,82	Change TPAD1, BTNCN1, and BTNCN2	ME changed.	ME
		2	64	Reverse FPCN1 pin define	Reverse pin define to match ME cable define.	EE
		3	43,44,92	Change PL9201, PU4301, PU4302, and PU4401	Changed by Power Team Request.	Power
		4	41	PR4102 110K to 78.7K,PR4101 150K to 127K	Adjust Over Current Protection parameter by Power Team.	Power
		5	42,46	PR4602 9.76K to 8.06K, PR4264 20K to 17.8K	Adjust 1.5V OCP, and fine tune VCORE load line.	Power

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size

A3

Document Number

LSS-1

Date: Friday, February 10, 2012

Sheet 104 of 105

Rev

1

Change notes - Page 3

VERSON	DATE	ITEM	PAGE	Modify List	Issue Description	OWNER
SC	12/05	6	27	Reserve R2747 and R2748 pull-up resistors	Follow LGN-1 for LED issue.	EE
		7	27	Add R2731 (63.10034.1DL) & C2712 (78.10134.1FL)	Follow LGN-1 for AD_OFF issue.	EE
	12/06	1	39	Add AFTE,TP3909 TP3803 TP3804 TP6003 TP6004	Add by AFTE request to meet DFX	AFTE
	12/07	1	97	Add EC9764 EC9765 EC9766	Add by EMC team request.	EMC
		2	40	Change PU4003 pin 14 to connect to GND	Power team design change to ease noise coupling.	Power
		3	41	Change PU4103 from TPS51225 to TPS51225C	Power team changes to use new version IC.	Power
	12/08	1	97	Change H8, H9 part	Change by ME request.	ME
		2	69	Modify to use AFTE Test Point	Add by AFTE request to meet DFX.	AFTE
		3	22	Add more NCTF test points	For more NCTF test points.	EE
	12/09	1	31	Change L3101 part number	The same part with different feeding direction for SMT	EE
		2	20	Change C2007 C2008 C8612 C8613 to 15pF	Changed by vendor measurement report.	EE
		3	24	Stuff C2401	Occupy the location to follow CRB.	EE
		4	22	Empty R2214	Leave vacancy for nominal voltage level.	EE
	12/12	1	92	Change PL9201 part number	Change by Power Team request.	Power
	12/15	1	62	Change USB3P1 and USB3P2 part number	Change by ME request to use blue color USB connector.	ME
-1	1/02	1	8,9	Change capacitor to 22uF	To solve Volterra power lose issue.	Power

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A3

Document Number
LSS-1

Rev
1

Date: Friday, February 10, 2012

Sheet 105 of 105