


AX2/7 SYSTEM DIAGRAM




01



PROJECT : AX2/7
Quanta Computer Inc.

| | | |
|-----------------------------------|-----------------|--------|
| Size Custom | Document Number | Rev 1A |
| Block Diagram | | |
| Date: Thursday, December 24, 2009 | Sheet 1 | of 42 |

PV,delete all external clock GEN reserve material



CPU CLK



12 CPUCLKP CPUCLKP

12 CPUCLKN CPUCLKN

Keep trace from resistor to CPU within 0.6"

Keep trace from caps to CPU within 1.2"

SideBand Temp sense I2C



W/S= 15 mil/20mil

+CPUVDDA

F8

F9

F10

F11

F12

F13

F14

F15

F16

F17

F18

F19

F20

F21

F22

F23

F24

F25

F26

F27

F28

F29

F30

F31

F32

F33

F34

F35

F36

F37

F38

F39

F40

F41

F42

F43

F44

F45

F46

F47

F48

F49

F50

F51

F52

F53

F54

F55

F56

F57

F58

F59

F60

F61

F62

F63

F64

F65

F66

F67

F68

F69

F70

F71

F72

F73

F74

F75

F76

F77

F78

F79

F80

F81

F82

F83

F84

F85

F86

F87

F88

F89

F90

F91

F92

F93

F94

F95

F96

F97

F98

F99

F100

F101

F102

F103

F104

F105

F106

F107

F108

F109

F110

F111

F112

F113

F114

F115

F116

F117

F118

F119

F120

F121

F122

F123

F124

F125

F126

F127

F128

F129

F130

F131

F132

F133

F134

F135

F136

F137

F138

F139

F140

F141

F142

F143

F144

F145

F146

F147

F148

F149

F150

F151

F152

F153

F154

F155

F156

F157

F158

F159

F160

F161

F162

F163

F164

F165

F166

F167

F168

F169

F170

F171

F172

F173

F174

F175

F176

F177

F178

F179

F180

F181

F182

F183

F184

F185

F186

F187

F188

F189

F190

F191

F192

F193

F194

F195

F196

F197

F198

F199

F200

F201

F202

F203

F204

F205

F206

F207

F208

F209

F210

F211

F212

F213

F214

F215

F216

F217

F218

F219

F220

F221

F222

F223

F224

F225

F226

F227

F228

F229

F230

F231

F232

F233

F234

F235

F236

F237

F238

F239

F240

F241

F242

F243

F244

F245

F246

F247

F248

F249

F250

F251

F252

F253

F254

F255

F256

F257

F258

F259

F260

F261

F262

F263

F264

F265

F266

F267

F268

F269

F270

F271

F272

F273

F274

F275

F276

F277

F278

F279

F280

F281

F282

F283

F284

F285

F286

F287

F288

F289

F290

F291


F292


F293


F294


F295

F296









07

PC2100 DDR3 SDRAM SO-DIMM (204P)
H=9.2 footprint: "ddr-c-2013310-204p-1"

SO-DIMM BYPASS PLACEMENT :
Place these Caps near So-Dimm1.
No Vias Between the Trace of PIN to CAP.

DE-COUPLING FOR DIMM2(ONE CAP PER POWER PIN)

DE-COUPLING FOR DIMM2

**SI , remove C165 , C236
add C845 , C846 , C844
Reserve C902**

PROJECT : AX2/7
Quanta Computer Inc.

Size Custom Document Number
DDR3 SODIMMS TERMINATIONS Rev 1A
Date: Thursday, December 24, 2009 Sheet 7 of 42

07

PC2100 DDR3 SDRAM SO-DIMM (204P)
H=9.2 footprint: "ddr-c-2013310-204p-1"

SO-DIMM BYPASS PLACEMENT :
Place these Caps near So-Dimm1.
No Vias Between the Trace of PIN to CAP.

DE-COUPLING FOR DIMM2(ONE CAP PER POWER PIN)

DE-COUPLING FOR DIMM2

**SI , remove C165 , C236
add C845 , C846 ,C844
Reserve C902**

PROJECT : AX2/7
Quanta Computer Inc.

Size Custom Document Number
DDR3 SODIMMS TERMINATIONS Rev 1A
Date: Thursday, December 24, 2009 Sheet 7 of 42

07

PC2100 DDR3 SDRAM SO-DIMM (204P)
H=9.2 footprint: "ddr-c-2013310-204p-1"

SO-DIMM BYPASS PLACEMENT :
Place these Caps near So-Dimm1.
No Vias Between the Trace of PIN to CAP.


DE-COUPLING FOR DIMM2(ONE CAP PER POWER PIN)



DE-COUPLING FOR DIMM2

**SI , remove C165 , C236
add C845 , C846 ,C844
Reserve C902**



PROJECT : AX2/7
Quanta Computer Inc.

Size Custom Document Number
DDR3 SODIMMS TERMINATIONS Rev 1A
Date: Thursday, December 24, 2009 Sheet 7 of 42






| signals | RS880 | RX880 |
|-----------|--------------------|----------------------|
| HT_TXCALP | R430 301 ohm 1% | R430 1.21k ohm 1% |
| HT_TXCALN | | |
| HT_RXCALP | R434 301 ohm 1% | R434 1.21k ohm 1% |
| HT_RXCALN | | |



This block is for UMA only , DIS can remove all component



GFX_RX can remove
at next stage for MUXLESS

SI , for routing smooth
GFX_TX 0/1/3/9/10/11


UMA can remove all GFX_TX CAP

SI remove C711,C713,C710,
C712,C708,C709,C703,C704
for MUXLESS

PART 2 OF 6

PCIE I/F GFX

Close to North Bridge



TO WLAN
TO PCIE-LAN

PCIE I/F GPP

PCIE I/F SB

PCE_CALRP(PCE_BCALRP)
PCE_CALRN(PCE_BCALRN)

RS880


RS880 Display Port Support (muxed on GFX)

| | |
|-----|--|
| DP0 | GFX_TX0,TX1,TX2 and TX3 AUX0 and HPD0 |
| DP1 | GFX_TX4,TX5,TX6 and TX7 AUX1 and HPD1 |



PROJECT : AX2/7
Quanta Computer Inc.

| | | |
|-----------------------------------|--|-----------|
| Size Custom | Document Number RS880-PCIE I/F 2/5 | Rev 1A |
| Date: Thursday, December 24, 2009 | Sheet 9 of 42 | |



STRAP_DEBUG_BUS_GPIO_ENABLEB

Enables the Test Debug Bus using GPIO.

| | | |
|--------|---|---------|
| RS880M | 1 | Disable |
| RS880M | 0 | Enable |


RS880M: Enables Side port memory

RS880M:HSYNC#

Selects if Memory SIDE PORT is available or not
1 = Memory Side port Not available
0 = Memory Side port available
Register Readback of strap: NB_CLKCFG.CLK_TOP_SPARE_D[1]


RS780/RX780

For external EEPROM Debug only



RS880M POWER TABLE

| PIN NAME | RS880M | PIN NAME | RS880M |
|------------|------------|---------------|--------|
| VDDHT | +1.1V | IOPLLVD | +1.1V |
| VDDHTRX | +1.1V | AVDD | +3.3V |
| VDDHTTX | +1.2V | AVDDDI | +1.8V |
| VDDA18PCIE | +1.8V | AVDDQ | +1.8V |
| VDDG18 | +1.8V | PLLVD | +1.1V |
| VDD18_MEM | +1.8V | PLLVD18 | +1.8V |
| VDDPCIE | +1.1V | VDDA18PCIEPLL | +1.8V |
| VDDC | +1.1V | VDDA18HTPLL | +1.8V |
| VDD_MEM | +1.8V/1.5V | VDDLTP18 | +1.8V |
| VDDG33 | +3.3V | VDDLTP18 | +1.8V |
| IOPLLVD18 | +1.8V | VDDLTP33 | NC |



GROUND

VDDHT - HT
LINK TX digital
I/O for
RX780/RS780

+1.1V 2A for RS880M

VDDHTRX - HT
LINK RX I/O for
RX780/RS780

0.7A

VDDHTTX - HT
LINK TX I/O for
RS880

+1.1V 2A for RS880M

+1.8V 1A for RS780M+SB700

VDDA18PCIE -
PCIE TX stage
I/O for
RX780/RS780

VDD18 - RS780 I/O
transform


VDD18_MEM For UMA RS780 only
Not applicable to RX780
memory I/O transform

U22E

PART 5/6

POWER

RS880




VDD_MEM For UMA RS780 only
Not applicable to RX780
memory I/O transform


SI, change footprint to 0603

This is side port power
DIS remove L55,
change C205 to 0 ohm
and short to GND



PROJECT : AX2/7
Quanta Computer Inc.





SATA PORT 0,1,2,3
can support AHCI
mode

PLACE SATA AC COUPLING
CAPS CLOSE TO SB820

SATA1

SATA ODD

PLVDD_SATA--
SATA PLL
POWER

XTLVDD_SATA-- SATA
crystal power




PLACE SATA CAL
RES VERY CLOSE
TO BALL OF SB820

NOTE:



R361 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK

+1.1V_AVDD_SATA
R476 1K/F 4
R472 931/F 4
SATA_CALRP AB14
SATA_CALRN AA14



SI , change to reserve only

T72



SB800

Part 2 of 5

FLASH

SERIAL ATA

HW MONITOR

SPI ROM

IF THERE IS NO IDE, TEST
POINTS FOR DEBUG BUS
IS MANDATORY

SI define side port ID

| SIDE_PORT_ID2 | SIDE_PORT_ID1 | SIDE_PORT_ID0 | |
|---------------|---------------|---------------|----------------------|
| 1 | 0 | 0 | Samsung |
| 1 | 0 | 1 | Hynix |
| 0 | 0 | 0 | No support side port |

SI , remove test point
from AMD recommend

PV, change
to short pad

For blue tooth
& wireless
merge card

SI define board ID

| ID4 | ID3 | ID2 | ID1 | ID0 | |
|-----|-----|-----|-----|-----|-------------|
| 0 | 0 | 0 | 0 | 0 | AX2 UMA DF |
| 0 | 0 | 0 | 0 | 1 | AX7 UMA DF |
| 0 | 0 | 0 | 1 | 0 | AX2 PARK DF |
| 0 | 0 | 0 | 1 | 1 | AX7 PARK DF |
| 0 | 0 | 1 | 0 | 0 | AX2 UMA FF |
| 0 | 0 | 1 | 0 | 1 | AX7 UMA FF |
| 0 | 0 | 1 | 1 | 0 | AX2 PARK FF |
| 0 | 0 | 1 | 1 | 1 | AX7 PARK FF |
| 0 | 1 | 0 | 1 | 0 | AX2 M93 DF |
| 0 | 1 | 0 | 1 | 1 | AX7 M93 DF |
| 0 | 1 | 1 | 1 | 0 | AX2 M93 FF |
| 0 | 1 | 1 | 1 | 1 | AX7 M93 FF |

PV define for M93




PROJECT : AX2/7
Quanta Computer Inc.

Size Custom Document Number SB820-ACPI/GPIO/USB 2/4 Rev 1A
Date: Thursday, December 24, 2009 Sheet 14 of 42



PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.



PROJECT : AX2/7
Quanta Computer Inc.

Document Number
SB820-PWR/DECOUPLING 4/4


| | |
|-----|----|
| Rev | 1/ |
|-----|----|

Date: Tuesday, December 22, 2009 Sheet 15 of 42

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

internal have pull
Hi 10K , confirm AMD
ward this pull Hi
not need

REQUIRED STRAPS




REQUIRED STRAPS

| | AZ_SDOUT | PCI_CLK1 | PCI_CLK2 | PCI_CLK3 | PCI_CLK4 | LPC_CLK0 | LPC_CLK1 | GPIO200 | GPIO199 |
|-----------|-----------------------------|----------------------------|------------------------------------|-------------------------------|----------------------------------|------------------------|---------------------------|--|---------|
| PULL HIGH | LOW POWER MODE | ALLOW PCIE Gen2 DEFAULT | Watchdog Timer Enabled | USE DEBUG STRAP | non_Fusion CLOCK MODE DEFAULT | EC ENABLED | CLKGEN ENABLED DEFAULT | H,H = Reserved H,L = SPI ROM | |
| PULL LOW | PERFORMANCE MODE DEFAULT | FORCE PCIE Gen1 | Watchdog Timer Disabled DEFAULT | IGNORE DEBUG STRAP DEFAULT | FUSION CLOCK MODE | EC DISABLED DEFAULT | CLKGEN DISABLED | L,H = LPC ROM (Default) L,L = FWH ROM | |


DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]



| | | | | | |
|--------------|-------------------|------------------------|------------------|----------------------------|-------------------------|
| PULL HIGH | PCI_AD27 | PCI_AD26 | PCI_AD25 | PCI_AD24 | PCI_AD23 |
| | USE PCI PLL | DISABLE ILA AUTORUN | USE FC PLL | USE DEFAULT PCIE STRAPS | DISABLE PCI MEM BOOT |
| | DEFAULT | DEFAULT | DEFAULT | DEFAULT | DEFAULT |
| PULL LOW | BYPASS PCI PLL | ENABLE ILA AUTORUN | BYPASS FC PLL | USE EEPROM PCIE STRAPS | ENABLE PCI MEM BOOT |

NB_PWRGD_IN:
RS780/RX780 = 1.8V; RS740 = 3.3V
Do NOT share it with SB_PWRGD when use Internal Clk Gen
(Need SB PLL initialize firstly)



| | | |
|-------------|---------------------------------------|---------|
| AL17SZ17000 | IC(5P) NL17SZ17DFT2G(SOT-353) | SOT-353 |
| ALUC1G17000 | IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) | SOT23-5 |





NR5/RD2

PROJECT : AX2/7
Quanta Computer Inc.

| | |
|----------------|--|
| Size Custom | Document Number SB820-STRAPS |
|----------------|--|





Rev
1A

Date: Thursday, December 24, 2009 Sheet 16 of 42




| MEM_ID[3:0] | Vendor | Type | Vendor P/N |
|-------------|----------|--------------|-----------------|
| 0000 | Samsung | 64*16-800MHZ | K4W1G144E-BK14 |
| 0001 | Hyundai | 64*16-800MHZ | H5701G63BFP-12C |
| 0010 | Reserved | | Reserved |
| 0011 | Reserved | | Reserved |
| 0100 | Reserved | | Reserved |
| 0101 | Reserved | | Reserved |
| 0110 | Reserved | | Reserved |
| 0111 | Reserved | | Reserved |
| 1000 | Reserved | | Reserved |
| 1001 | Reserved | | Reserved |
| 1010 | Reserved | | Reserved |
| 1011 | Reserved | | Reserved |
| 1100 | Reserved | | Reserved |
| 1101 | Reserved | | Reserved |
| 1110 | Reserved | | Reserved |
| 1111 | Reserved | | Reserved |




























| | PWRCTRL1 | PWRCTRL0 | V-CORE |
|-----|----------|----------|--------|
| L | 0 | 0 | 0.9V |
| M | 0 | 1 | 0.96V |
| H | 1 | 0 | 1.06V |
| TBD | 1 | 1 | 1.12V |




PV, delete workaround EEPROM



PV, change to pull low for delete workaround






| CONFIGURATION STRAPS | | | RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE |
|-----------------------------|----------------------------|---|---|
| STRAPS | PIN | DESCRIPTION OF DEFAULT SETTINGS | |
| TX_PWRS_ENB | GPIO0 | Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop) | 1 |
| TX_DEEMPH_EN | GPIO1 | PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop) | 1 |
| BIF_GEN2_EN_A | GPIO2 | Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled | 0 |
| RSVD BIF_VGA_DIS RSVD | GPIO8 GPIO9 GPIO21 | VGA ENABLED | 0 0 0 |
| BIOS_ROM_EN | GPIO_22_ROMCSB | ENABLE EXTERNAL BIOS ROM | 0 |
| ROMIDCFG(2:0) | GPIO[13:11] | SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT | 0 0 1 |
| VIP_DEVICE_STRAP_ENA | V2SYNC | IGNORE VIP DEVICE STRAPS | 0 |
| RSVD AUD[1] AUD[0] | GENERICC HSYNC VSYNC | AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI | 0 0 11 |

| AMD RESERVED CONFIGURATION STRAPS | | |
|--|----------|--|
| ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET | | |
| H2SYNC | GENERICC | |
| PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET | | |
| GPIO21_BB_EN | | |


Power Up/Down Sequence



Memory Aperture size


| GPIO9 BIOSROM | | GPIO13 ROMIDCFG2 | GPIO12 ROMIDCFG1 | GPIO11 ROMIDCFG0 |
|------------------|------|---------------------|---------------------|---------------------|
| 0 | 128M | 0 | 0 | 0 |
| 0 | 256M | 0 | 0 | 1 |
| 0 | 64M | 0 | 1 | 0 |
| 0 | 32M | 0 | 1 | 1 |
| 0 | 512M | 1 | 0 | 0 |
| 0 | 1G | 1 | 0 | 1 |
| 0 | 2G | 1 | 1 | 0 |
| 0 | 4G | 1 | 1 | 1 |

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.




PROJECT : AX2/7
Quanta Computer Inc.

| | | |
|-----------------------------------|---|-----------|
| Size Custom | Document Number PARK_GND / LVDS/ Straps | Rev 1A |
| Date: Thursday, December 24, 2009 | Sheet 19 of 42 | |




PCIE_VDDC--PCI-E
Digital Power
Supply (Either 1.0
V or 1.1 V) 1.0 V
-5% to 1.1 V +5%




support 1gbt
VRAM (64M X 16)


| DIVIDER RESISTORS | M93 | PARK |
|--------------------|------|-------|
| MVREF TO 1.8V (Rd) | 100R | 40.2R |
| MVREF TO GND (Re) | 100R | 100R |




Note 1 :Do not Install for M9X-S2/S3, Install 240 Ohms 0.5% Resistor for PARK-S3.
 Note 2 :For M9X-S2/S3,J8 Pin Connect to VSS through 240 Ohms(0.5%) resistor.
 For Park-S3,J8 Pin Connect to VSS through 150 Ohms(1%) resistor for DPC_CALR
 Note 3 :For M9X-92/93, K7 Pin (NC_MEM_CALRP1) is Not connected.
 For PARK-S3, K7 Pin (TESTEN#2) connect to TEST_EN Signal At AF24



MEMORY INTERFACE



| Designator | M9X-S2 and M93-S3 | Park-S3 |
|------------|-------------------|---------|
| Ra | DNI | 10K |
| Rb | 0R/Short | 51R |
| Rc | 2.2K | DNI |
| Ca | 2.2nF | 68pF |




For PARK-S3 only
 For M9X-S2/S3 with
 DDR3: this pin is
 not in use.



PROJECT : AX2/7
Quanta Computer Inc.


| | | |
|-----------------------------------|--|-----------|
| Size Custom | Document Number PARK/MEM Interface | Rev 1A |
| Date: Thursday, December 24, 2009 | Sheet 21 | of 42 |

512MB DDR3




1. If LCD connector near GPU, then place these series Resistors near GPU
2. If LCD connector near N/B, then place these series Resistors near N/B

OPTION SIGNAL FROM NB to LVDS for UMA




OPTION SIGNAL FROM PARK to LVDS for discrete




SI, new option for MUXLESS


SI, add C21 from EMI suggest



SI, R34,R35 change to reserve only and add R33,R37 for MUXLESS





PV, add Q9 for BIOS check




Vari bright function


Do not use it




Reserve for EMI



CAMERA



SI, update footprint to 88266-05001-06-5P-L-SMT




CRT PORT

PV, change footprint
to F3_2X1_65-2_8

PV, change footprint to
dsusb-dsd-15aebb-15p-v-smt

R20 for UAM & MUXLESS use 140 ohm
for DIS use 150 ohm (AMD)



NB5/RD2

PROJECT : AX2/7
Quantia Computer Inc.

Size
CustomDocument Number
CRTRev
1A

Date: Thursday, December 24, 2009 Sheet 24 of 42


UMA/DISCRETE select for HDMI

From RS880M



SI , all add
for MUXLESS

for Layout
concern
,placement close
north bridge


for Layout
concern
,placement close
HDMI conn



From PARK




HDMI PORT



HDMI HPD SENSE


SI, remove R72 and change
R85 , Q12 to reserve for MUXLESS



Pure DIS : Add R85 , Q12

UMA / MUXLESS : Add R64 , R59 , Q11

UMA AND DISCRETE HDMI I2C SELECT
Close to HDMI Connector




SI, remove R93 , R350 . Add RP30
R94,R351,Q14,Q15 change to
reserve only for MUXLESS



PROJECT : AX2/7
Quanta Computer Inc.

| | | |
|-----------------------------------|--------------------------------|----------------|
| Size Custom | Document Number HDMI | Rev 1A |
| Date: Thursday, December 24, 2009 | | Sheet 25 of 42 |


| | | |
|-----------|------------|------------------------|
| PIN 13 | CLK source | Remark |
| Floating | 12M Hz | Xtal |
| Pull high | 48M Hz | Input to RTS5159 pin48 |



Note:

| | SD/MMC | MS | XD |
|------|---------|---------|---------|
| SP1 | | | XD CD# |
| SP2 | SD WP | | |
| SP3 | SD CD# | | |
| SP4 | SD DAT1 | | |
| SP5 | | MS BS | XD D4 |
| SP6 | | MS D1 | XD D3 |
| SP7 | SD DAT0 | MS D0 | XD D6 |
| SP8 | SD DAT7 | MS D2 | XD D2 |
| SP9 | | MS INS# | |
| SP10 | SD DAT6 | MS D3 | XD D7 |
| SP11 | SD CLK | MS SCLK | XD D1 |
| SP12 | SD DAT5 | | XD D0 |
| SP13 | SD DAT4 | | XD WP# |
| SP14 | | | XD R/B# |
| SP15 | SD DAT3 | | XD WE# |
| SP16 | SD DAT2 | | XD RE# |
| SP17 | | | XD ALE |
| SP18 | | | XD CE# |
| SP19 | | | XD CLE |

PV, change to short pad




Close to Chipset

Can not more than 10p


short pad

Add diode for 5158E cardreader driver lost issue



5 IN1 CARD-READER (PUSH-PUSH)


Support SD/SD PRO/MMC/MS/MS PRO/xD Cards



SI, add CPU & VGA hold pad from EMI request


SI , add for ESD testing

PV,add new pad
for new outline




PROJECT : AX2/7
Quanta Computer Inc.

| | | |
|--|--|-----------|
| Size Custom | Document Number RTS5159 & CR SOCKET & HOLE | Rev 1A |
| Date: Thursday, December 24, 2009 Sheet 26 of 42 | | |




Line out




MIC

SA_A# --> EXT Ear Phone


SA_B# --> EXT MIC



CPU FAN




Modem CONN




PROJECT : AX2/7
Quanta Computer Inc.

| | | |
|-----------------------------------|--|--------|
| Size Custom | Document Number AMP_TPA6017/MDC1.5/CPU FAN | Rev 1A |
| Date: Thursday, December 24, 2009 | Sheet 28 | of 42 |


BLUETOOTH



TOUCH PAD CONN





To TOUCH PAD SW board



SATA HDD CONNECTOR


SI , update P/N : DFHS13FS019

SI , delete CN30 change to ANT CONN




ANT CONN


LEFT SIDE USBX2






AL000547000
IC(8P) G547 (MSOP-8) - 2A
AL000545000
IC OTHER(8P) G545A2P8U(MSOP-8) - 2A






Right SIDE USBX1









| Symbol | Type | Pin No (64-Pin) | Pin No (45-Pin) | Description |
|--------|------|--------------------|--------------------|---|
| LED0 | O | 57 | 38 | <div> <div>LED0S1-0</div> <div>00</div> <div>01</div> <div>10</div> <div>11</div> </div> |
| LED1 | O | 56 | 35 | <div> <div>LED0</div> <div>Tx/Rx</div> <div>Tx/Rx</div> <div>LINK</div> <div>LINK</div> <div>LINK100</div> </div> |
| LED2 | O | 55 | 34 | <div> <div>LED2</div> <div>LINK10</div> <div>FULL</div> <div>Rx</div> <div>LINK10</div> </div> |
| LED3 | O | 54 | 33 | <div> <div>LED3</div> <div>NA</div> <div>NA</div> <div>NA</div> <div>NA</div> </div> |




31








KEYBOARD CONN



SATA CD-ROM



SI , delete CN13 change to ANT CONN




PV, change
to reserve only





PROJECT : AX2/7
Quanta Computer Inc.

| | | |
|-----------------------------------|---|----------------|
| Size Custom | Document Number KEYBOARD/SW_BOARD/ODD | Rev 1A |
| Date: Thursday, December 24, 2009 | | Sheet 31 of 42 |



Mini PCI-E Card 1 WLAN


33



SI , change footprint to led1-s110kgct-3p-nb5


+5V +/- 5%
 Countinue current:5A
 Peak current:6A
 OCP minimum:7.5A

+3.3V +/- 5%
 Countinue current:5A
 Peak current:6A
 OCP minimum:7.5A




PROJECT : AX2/7
 Quanta Computer Inc.


| | | |
|--|---|-----------|
| Size Custom | Document Number +5V/+3V (RT8206B) | Rev 1A |
| Date: Thursday, December 24, 2009 Sheet 34 of 42 | | |




+1.1V Volt +/- 5%
Continue current: 5A
Peak current: 7A
OCP minimum: 9A



+1.1V Volt +/- 5%
Continue current: 5A
Peak current: 7A
OCP minimum: 9A



```
1.2 Volt +/- 5%
Continue current:0.3A
Peak current:0.5A
```






1.1 Volt +/- 5%
Countinue current:0.2A
Peak current:0.5A

| ISL6265 Pin1 | OFS | VFIXEN |
|--------------|-----|--------|
| 1.2V | V | X |
| 3.3V | X | V |
| 5V | X | X |


VFIXEN VID Codes

| SVC | SVD | Output |
|-----|-----|--------|
| 0 | 0 | 1.4 |
| 0 | 1 | 1.2 |
| 1 | 0 | 1.0 |
| 1 | 1 | 0.8 |






| | PWRCNTL1 | PWRCNTL0 | V-CORE |
|-----|----------|----------|--------|
| L | 0 | 0 | 0.9V |
| M | 0 | 1 | 0.96V |
| H | 1 | 0 | 1.06V |
| TBD | 1 | 1 | 1.12V |








PROJECT : AX2/7
Quanta Computer Inc.

| | | |
|-----------------------------------|--|----------------|
| Size Custom | Document Number +VGACORE (RT8208/1.8V) | Rev 1A |
| Date: Thursday, December 24, 2009 | | Sheet 38 of 42 |







PROJECT : AX2/7
Quanta Computer Inc.

| | | |
|-----------------------------------|---|-----------|
| Size Custom | Document Number Power control | Rev 3A |
| Date: Thursday, December 24, 2009 | Sheet 41 of 42 | |

Power & Ground

| Label | ACTIVE | Description | Control Signal |
|---------------|----------------|-------------------------------------|----------------|
| +VIN | S0, S3, S4, S5 | AC ADAPTER (19V) | |
| +3VPCU | S0, S3, S4, S5 | ALWAYS POWER (3V) | |
| +3V | S0 | | MAINON |
| +3VSUS | S0, S3 | | SUSON |
| +3VS5 | S0, S3, S4, S5 | | S5_ON |
| +3VLAVCC | S0 | | LAN_POWER |
| +5VPCU | S0, S3, S4, S5 | ALWAYS POWER (5V) | |
| +5V | S0 | | MAINON |
| +5V_VCC1 | | | |
| +5VALW | | | |
| +10VALW | | | |
| +15VALW | | | |
| +1.8V | S0 | | +1.5_ON |
| +1.8VSUS | S0, S3 | | |
| +1.5V | S0 | | MAINON |
| +1.5VSUS | S0, S3 | DDR CORE POWER | SUSON |
| +1.5VSUS_1 | | | |
| +1.5V_VGA | S0 | VGA , VRAM POWER | +1.5_ON |
| +1.2V | S0 | | VRON |
| +1.2VSUS | S0, S3 | | SUSON |
| +1.1V | S0 | VDDPCIE - PCIE-E MAIN POWER | VRON |
| +1.1VS5 | S0, S3, S4, S5 | STANDBY POWER | S5_ON |
| +1.1V_DYN | S0 | NB VDDC - CORE LOGIC POWER | DYN_PWR_EN |
| +1.05V | S0 | HT POWER (1.05V) | VRON |
| +1.0V_VGA | S0 | PARK DPX_VDD10 POWER | VRON |
| +2.5V | S0 | CPU VDDA POWER | VR2.5_ON |
| +VCORE0 | S0 | CPU CORE POWER (?V) | VRON |
| +VCORE1 | S0 | CPU CORE POWER (?V) | VRON |
| +CPUVDDNB | S0 | CPU VDDNB POWER | VRON |
| +0.75_DDR_VTT | S0 | DDR COMMAND & CONTROL PULL UP POWER | SUSON |
| DDR_VTTREF | S0, S3 | DDR REFERENCE POWER | SUSON |
| +VGA_CORE | S0 | VGA CORE POWER | MAINON |
| +AVBAT | S0, S3, S4, S5 | RTC & KBC POWER (3_3V) | |

SMBUS

| DEVICE | ADDRESS | BUS |
|--------------------|---------|-----|
| CLOCK GENERATOR | | |
| DDR3 | | |
| CPU THERMAL SENSOR | | |
| CHARGER | | |
| | | |

PCB STACK UP

| |
|---------------|
| LAYER 1 : TOP |
| LAYER 2 :GND |
| LAYER 3 : IN1 |
| LAYER 4 : IN2 |
| LAYER 5 : VCC |
| LAYER 6 : BOT |

PCI DEVICES IRQ ROUTING

| DEVICE | IDSEL # | REQ/GNT # | PCI_INT |
|--------|---------|-----------|---------|
| | | | |



PROJECT : AX2/7
Quanta Computer Inc.