

UMA & Optimus Schematics Document

IVY Bridge(rPGA989)

Intel PCH(Panther Point)

DY :NotInstalled

UMA:UMA platform installed


OPS:Optimus

HR:Huron River


CR:Chief River

V: V-Series installed

<Core Design>

		Wistron Corporation 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C	
Title			
Cover Page			
Size A4	Document Number LA480		Rev SD
Date:	Friday, January 06, 2012		Sheet 1 of 103

Block Diagram (UMA/Optimus co-lay)



PCH Strapping Chief River Schematic Checklist Rev0.72

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIe Routing

LANE1	X
LANE2	Mini Card2(WWAN)
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	X
LANE6	Intel GBE LAN / LAN
LANE7	X
LANE8	Express Card

USB Table port9 is debug port

Pair	Device
0	USB3.0 ext port 1
1	USB3.0 ext port 2
2	USB3.0 ext port 3
3	USB3.0 ext port 4
4	BLUETOOTH (USB1.1)
5	Fingerprint (USB1.1)
6	X
7	X
8	Mini Card2 (WWAN)
9	USB ext. port 4 / E-SATA /USB CHARGER
10	CARD READER
11	Mini Card1 (WLAN)
12	CCD
13	New Card

Processor Strapping Chief River Schematic Checklist Rev0.72

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. 1: Embedded DisplayPort. 0: Enabled - An external Display Port device is connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION
		ACTIVE IN	
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 1D0V_S0 VCCSA 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1.0V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
1D05V_LAN	1.05V	S0/M0, SX/M3	ON whenever iAMT is active
3D3V_M 1D05V_M	3.3V 1.05V	S0/M0, SX/M3, WOL_EN	ON for iAMTLegacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

SATA Table

SATA	
Pair	Device
0	HDD1
1	mSATA
2	N/A
3	N/A
4	ODD
5	ESATA

SMBus ADDRESSES

I 2 C / SMBus Addresses	Ref Des	Chief River CRV		
Device		Address	Hex	Bus
EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP				SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI				PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content

Size A3

Document Number

Rev SD

Date: Friday, January 06, 2012

Sheet 3 of 103




SSID = CPU

01.00IVY.000 IVY BRIDGE ORCAD SYMBOL.

Note:
Intel DMI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE:
If PEG is not implemented, the RX&TX pairs can be left as No Connect




SANDY

DMI


Intel(R) FDI

eDP

PCI EXPRESS* - GRAPHICS



PEG Static Lane Reversal



Note:
Intel FDI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Lane reversal does not apply to
FDI sideband signals.

NOTE:
Select a Fast FET similar to 2N7002E whose rise/
fall time is less than 6 ns. If HPD on eDP interface is
disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up
resistor on the motherboard.


Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing
length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing
length less than 500 mils.

NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C	
File	
CPU (PCIE/DMI/FDI)	
Size A3	Document Number LA480
Date: Friday, January 06, 2012	Sheet 4 of 103
Rev SD	


SSID = CPU





DEL U501
DEL R519
DEL C503
DEL R517
DEL R515

ASM R510
ASM R509

Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through 1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP through 1K +/- 5% resistorpower (~15 mW) may be wasted.



In order to minimize resistance, use thick traces to route all COMP signals, use 10-mils wide trace for routing less than 500 mils, or 20-mils wide trace for routing between 500 mils and 1000 mils. Keep 20-mils spacing to any other signals in order to minimize crosstalk.



SSID = CPU

CPU1C 3 OF 9

SANDY

DDR SYSTEM MEMORY A

M A DQ0 C5 SA_DQ0
M A DQ1 D5 SA_DQ1
M A DQ2 D3 SA_DQ2
M A DQ3 D2 SA_DQ3
M A DQ4 D6 SA_DQ4
M A DQ5 C6 SA_DQ5
M A DQ6 C2 SA_DQ6
M A DQ7 C3 SA_DQ7
M A DQ8 F10 SA_DQ8
M A DQ9 F8 SA_DQ9
M A DQ10 G10 SA_DQ10
M A DQ11 G9 SA_DQ11
M A DQ12 F9 SA_DQ12
M A DQ13 F7 SA_DQ13
M A DQ14 G8 SA_DQ14
M A DQ15 G7 SA_DQ15
M A DQ16 K4 SA_DQ16
M A DQ17 K5 SA_DQ17
M A DQ18 K1 SA_DQ18
M A DQ19 J1 SA_DQ19
M A DQ20 J5 SA_DQ20
M A DQ21 J4 SA_DQ21
M A DQ22 J2 SA_DQ22
M A DQ23 K2 SA_DQ23
M A DQ24 M8 SA_DQ24
M A DQ25 N10 SA_DQ25
M A DQ26 N8 SA_DQ26
M A DQ27 N7 SA_DQ27
M A DQ28 M10 SA_DQ28
M A DQ29 M9 SA_DQ29
M A DQ30 M7 SA_DQ30
M A DQ31 AG6 SA_DQ31
M A DQ32 AG6 SA_DQ32
M A DQ33 AG5 SA_DQ33
M A DQ34 AG6 SA_DQ34
M A DQ35 AG5 SA_DQ35
M A DQ36 AH5 SA_DQ36
M A DQ37 AH6 SA_DQ37
M A DQ38 AJ5 SA_DQ38
M A DQ39 AJ6 SA_DQ39
M A DQ40 AJ8 SA_DQ40
M A DQ41 AJ9 SA_DQ41
M A DQ42 AK8 SA_DQ42
M A DQ43 AK9 SA_DQ43
M A DQ44 AH8 SA_DQ44
M A DQ45 AH9 SA_DQ45
M A DQ46 AL9 SA_DQ46
M A DQ47 AL8 SA_DQ47
M A DQ48 AP11 SA_DQ48
M A DQ49 AN11 SA_DQ49
M A DQ50 AL12 SA_DQ50
M A DQ51 AM12 SA_DQ51
M A DQ52 AM11 SA_DQ52
M A DQ53 AL11 SA_DQ53
M A DQ54 AP12 SA_DQ54
M A DQ55 AN12 SA_DQ55
M A DQ56 AJ14 SA_DQ56
M A DQ57 AH14 SA_DQ57
M A DQ58 AL15 SA_DQ58
M A DQ59 AK15 SA_DQ59
M A DQ60 AL14 SA_DQ60
M A DQ61 AK14 SA_DQ61
M A DQ62 AJ15 SA_DQ62
M A DQ63 AH15 SA_DQ63

SA_CLK0 AB6
SA_CLK#0 AA6
SA_CKE0 V9

SA_CLK1 AA5
SA_CLK#1 AB5
SA_CKE1 V10

SA_CLK2 AB4
SA_CLK#2 AA4
SA_CKE2 W9

SA_CLK3 AB3
SA_CLK#3 AA3
SA_CKE3 W10

SA_CS#0 AK3
SA_CS#1 AL3
SA_CS#2 AG1
SA_CS#3 AH1

SA_ODT0 AH3
SA_ODT1 AG3
SA_ODT2 AG2
SA_ODT3 AH2

SA_DQS#0 C4
SA_DQS#1 G6
SA_DQS#2 J3
SA_DQS#3 M6
SA_DQS#4 AL6
SA_DQS#5 AM8
SA_DQS#6 AR12
SA_DQS#7 AM15

SA_DQS0 D4
SA_DQS1 F6
SA_DQS2 K3
SA_DQS3 N6
SA_DQS4 AL5
SA_DQS5 AM9
SA_DQS6 AR11
SA_DQS7 AM14

SA_MA0 AD10
SA_MA1 W1
SA_MA2 W2
SA_MA3 W7
SA_MA4 V3
SA_MA5 V2
SA_MA6 W3
SA_MA7 W6
SA_MA8 V1
SA_MA9 W5
SA_MA10 AD8
SA_MA11 V4
SA_MA12 W4
SA_MA13 AF8
SA_MA14 V5
SA_MA15 V7



SANDY
62.10055.421
2nd = 62.10040.771

CPU1D 4 OF 9

SANDY

DDR SYSTEM MEMORY B

M B DQ0 C9 SB_DQ0
M B DQ1 A7 SB_DQ1
M B DQ2 D10 SB_DQ2
M B DQ3 C8 SB_DQ3
M B DQ4 A9 SB_DQ4
M B DQ5 A8 SB_DQ5
M B DQ6 D9 SB_DQ6
M B DQ7 D8 SB_DQ7
M B DQ8 G4 SB_DQ8
M B DQ9 F4 SB_DQ9
M B DQ10 F1 SB_DQ10
M B DQ11 G1 SB_DQ11
M B DQ12 G5 SB_DQ12
M B DQ13 F5 SB_DQ13
M B DQ14 F2 SB_DQ14
M B DQ15 J7 SB_DQ15
M B DQ16 J2 SB_DQ16
M B DQ17 J6 SB_DQ17
M B DQ18 K10 SB_DQ18
M B DQ19 K9 SB_DQ19
M B DQ20 J8 SB_DQ20
M B DQ21 J10 SB_DQ21
M B DQ22 K7 SB_DQ22
M B DQ23 M5 SB_DQ23
M B DQ24 N4 SB_DQ24
M B DQ25 N4 SB_DQ25
M B DQ26 N2 SB_DQ26
M B DQ27 N1 SB_DQ27
M B DQ28 M4 SB_DQ28
M B DQ29 M2 SB_DQ29
M B DQ30 M1 SB_DQ30
M B DQ31 M1 SB_DQ31
M B DQ32 AM5 SB_DQ32
M B DQ33 AM6 SB_DQ33
M B DQ34 AP3 SB_DQ34
M B DQ35 AP3 SB_DQ35
M B DQ36 AN3 SB_DQ36
M B DQ37 AN2 SB_DQ37
M B DQ38 AN1 SB_DQ38
M B DQ39 AP2 SB_DQ39
M B DQ40 AP5 SB_DQ40
M B DQ41 AN9 SB_DQ41
M B DQ42 AT5 SB_DQ42
M B DQ43 AT6 SB_DQ43
M B DQ44 AP6 SB_DQ44
M B DQ45 AN8 SB_DQ45
M B DQ46 AR6 SB_DQ46
M B DQ47 AR5 SB_DQ47
M B DQ48 AR9 SB_DQ48
M B DQ49 AJ11 SB_DQ49
M B DQ50 AT8 SB_DQ50
M B DQ51 AT9 SB_DQ51
M B DQ52 AH11 SB_DQ52
M B DQ53 AR8 SB_DQ53
M B DQ54 AJ12 SB_DQ54
M B DQ55 AH12 SB_DQ55
M B DQ56 AT11 SB_DQ56
M B DQ57 AN14 SB_DQ57
M B DQ58 AR14 SB_DQ58
M B DQ59 AT14 SB_DQ59
M B DQ60 AT12 SB_DQ60
M B DQ61 AR15 SB_DQ61
M B DQ62 AR15 SB_DQ62
M B DQ63 AT15 SB_DQ63

SB_CLK0 AE2
SB_CLK#0 AD2
SB_CKE0 R9

SB_CLK1 AE1
SB_CLK#1 AD1
SB_CKE1 R10

SB_CLK2 AB2
SB_CLK#2 AA2
SB_CKE2 T9

SB_CLK3 AA1
SB_CLK#3 AB1
SB_CKE3 T10

SB_CS#0 AD3
SB_CS#1 AE3
SB_CS#2 AD6
SB_CS#3 AE6

SB_ODT0 AE4
SB_ODT1 AD4
SB_ODT2 AD5
SB_ODT3 AE5

SB_DQS#0 D7
SB_DQS#1 F3
SB_DQS#2 K6
SB_DQS#3 N3
SB_DQS#4 AN5
SB_DQS#5 AP9
SB_DQS#6 AK12
SB_DQS#7 AP15

SB_DQS0 C7
SB_DQS1 G3
SB_DQS2 J6
SB_DQS3 M3
SB_DQS4 AN6
SB_DQS5 AP8
SB_DQS6 AK11
SB_DQS7 AP14

SB_MA0 AA8
SB_MA1 T7
SB_MA2 R7
SB_MA3 T6
SB_MA4 T2
SB_MA5 T4
SB_MA6 T3
SB_MA7 T2
SB_MA8 T5
SB_MA9 R3
SB_MA10 AB7
SB_MA11 R1
SB_MA12 T1
SB_MA13 AB10
SB_MA14 R5
SB_MA15 R4



SANDY
62.10055.421
2nd = 62.10040.771


<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (DDR)			
Size A3	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 6 of 103	


SSID = CPU




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed




Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training





VCC_CORE

AG35 VCC
AG34 VCC
AG33 VCC
AG32 VCC
AG31 VCC
AG30 VCC
AG29 VCC
AG28 VCC
AG27 VCC
AG26 VCC
AF35 VCC
AF34 VCC
AF33 VCC
AF32 VCC
AF31 VCC
AF30 VCC
AF29 VCC
AF28 VCC
AF27 VCC
AD35 VCC
AD34 VCC
AD33 VCC
AD32 VCC
AD31 VCC
AD30 VCC
AD29 VCC
AD28 VCC
AD27 VCC
AD26 VCC
AC35 VCC
AC34 VCC
AC33 VCC
AC32 VCC
AC31 VCC
AC30 VCC
AC29 VCC
AC28 VCC
AC27 VCC
AC26 VCC
AA35 VCC
AA34 VCC
AA33 VCC
AA32 VCC
AA31 VCC
AA30 VCC
AA29 VCC
AA28 VCC
AA27 VCC
AA26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
Y25 VCC
Y24 VCC
Y23 VCC
Y22 VCC
Y21 VCC
Y20 VCC
Y19 VCC
Y18 VCC
Y17 VCC
Y16 VCC
Y15 VCC
Y14 VCC
Y13 VCC
Y12 VCC
Y11 VCC
Y10 VCC
Y9 VCC
Y8 VCC
Y7 VCC
Y6 VCC
Y5 VCC
Y4 VCC
Y3 VCC
Y2 VCC
Y1 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
U25 VCC
U24 VCC
U23 VCC
U22 VCC
U21 VCC
U20 VCC
U19 VCC
U18 VCC
U17 VCC
U16 VCC
U15 VCC
U14 VCC
U13 VCC
U12 VCC
U11 VCC
U10 VCC
U9 VCC
U8 VCC
U7 VCC
U6 VCC
U5 VCC
U4 VCC
U3 VCC
U2 VCC
U1 VCC
P35 VCC
P34 VCC
P33 VCC
P32 VCC
P31 VCC
P30 VCC
P29 VCC
P28 VCC
P27 VCC
P26 VCC

POWER

SANDY

PEG AND DDR

CORE SUPPLY


SVID

SENSE LINES




SANDY
62.10055.421
2nd = 62.10040.771

VCCIO AH13
VCCIO AH10
VCCIO AG10
VCCIO Y10
VCCIO U10
VCCIO P10
VCCIO L10
VCCIO J14
VCCIO J13
VCCIO J12
VCCIO J11
VCCIO H14
VCCIO H12
VCCIO H11
VCCIO G14
VCCIO G13
VCCIO G12
VCCIO F14
VCCIO F13
VCCIO F12
VCCIO F11
VCCIO E14
VCCIO E12
VCCIO E11
VCCIO D14
VCCIO D13
VCCIO D12
VCCIO D11
VCCIO C14
VCCIO C13
VCCIO C12
VCCIO C11
VCCIO B14
VCCIO B12
VCCIO A14
VCCIO A13
VCCIO A12
VCCIO A11
VCCIO J23

0511-CHECK CAP. VCCIO:8.5A





For CRB VIDSOUT need to pull high 130 ohm closer to CPU and IMVP7
For CRB VIDALERT# need to pull high 75 ohm close to CPU




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: CPU (VCC CORE)	
Size: Custom Date: Friday, January 06, 2012	Document Number: LA480 Rev SD
Sheet 8 of 103	

0511-CHECK CAP



POWER




Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.


+V_SM_VREF_CNT should have 10 mil trace width

Routing Guideline:
Power from DDR_VREF_S3 and +V_SM_VREF_CNT should have 10 mils trace width.



VDDQ: 5A



VCCA: 6A



+V0.85S - VCCSA - System Agent rail voltage can be [0.9, 0.725, 0.8, 0.675] V for IVB
[0.9, 0.8] V for SNB





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (VCC GFXCORE)		
Size	Document Number	Rev
A3	LA480	SD
Date:	Friday, January 06, 2012	Sheet 9 of 103

SSID = CPU



D

C

B

A


BLANK

<Core Design>

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C</div></div>		
Title <Title>		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012	Sheet 11 of 103	

VREF circuit -M1 (Voltage Driver Network) & M3 (Driven by Processor) Implementation

CAD Note: All VREF traces should have 20:20 mil trace geometry. Note that while 20 mil trace width is optimal, short violations is acceptable if required due to tight routing constraints.



D

C

B

A

BLANK

<Core Design>

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C</div></div>		
Title <Title>		
Size A4	Document Number LA480	Rev SD
Date: Friday, January 06, 2012	Sheet 13	of 103


SSID = MEMORY




Note:
If SA0 DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0 DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32

Thermal EVENT




SODIMM A DECOUPLING




Layout Note:
Place these Caps near
SO-DIMMB.


BLANK

<Core Design>




		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DDR3-SODIMM2			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 16 of	103





L_DDC_DATA(K47):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display




Close to PCH
Close to PCH and keep 20mil
away from other signal.



Digital Display Interface
LVDS
CRT



DDI Port B Detect: (SDVO_CTRL_DATA)
1: Port B detected
0: Port B not detected







HDMI

PORT	DDI PCH Pin Names	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	TMDSB_DATA2#
	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	TMDSB_DATA1#
	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	TMDSB_DATA0#
	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	TMDSB_CLK#
	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXN	NA
	DDPB_AUXP	NA
	DDPB_HPDP	HDMI_B_HPDP
	SDVO_CTRLCLK	HDMI_B_CTRLCLK
	SDVO_CTRLDATA	HDMI_B_CTRLDATA
	DDPB_0N	DDPB_0N
	DDPB_0P	DDPB_0P
	DDPB_1N	DDPB_1N
	DDPB_1P	DDPB_1P
















Notes:
1K 0.5% 0402

The recommended value for this external resistor is 1.0 k $\pm 0.5\%$. The CRT DAC outputs may be measured when the display is completely white. If CRT DAC signal voltage value is between 665 mV to 770 mV, then the video level is within VESA specification and the reference resistor value is optimal for the motherboard design.

SSID = PCH




For PPT USB3.0 feature



INT#(GPIO1)	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)

Mini Card2 (WWAN)



USB3.0 ext port 1
USB2.0 ext port 4
USB3.0 ext port 2
BLUETOOTH
CARD READER
USB2.0 ext port 3
Fingerprint
Mini Card1 (WLAN)
CAMERA

Pin	Default Port Mapping	Pin	Default Port Mapping
OC18	Port 8, Port 1	OC18	Port 8, Port 9
OC18	Port 2, Port 3	OC18	Port 10, Port 11
OC18	Port 4, Port 5	OC18	Port 12, Port 13
OC18	Port 6, Port 7	OC18	Not Used

Gx8 USB Table

Pair	Device
0	X
1	USB3.0, ext port1
2	USB2.0, ext port4
3	USB3.0, ext port2
4	Bluetooth
5	CARD READER
6	X
7	X
8	3G
9	USB2.0, ext. port 3
10	Finger Print
11	Mini Card1 (WLAN)
12	CAMERA
13	X

Core Design

For platforms not supporting Deep S4/S5

- 1.VccDSW3.3 and VccDSW3.3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARR# used as SUSPWDRNACK/GPIO30

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and
routing length less than 500
mils.
DMI_IRCOMP keep W=4 mils and
routing length less than 500
mils.

Platforms supporting Deep S4/S5:
303V_S0_1 R1905 1 100KR2J-3-GP
to participate in the handshake during wake and Deep S4/S5
entry may tie SUSACK# to SUSWARR#.

SUSACK#: For non-DW platforms, this signal can be left unconnected.
Due to the internal pull-up on this signal it will be pulled high
in order for the boot sequence to proceed.

SYS_PWROK: the system is ready to start the exit from
reset (de-asserts P/C_SUS# to the processor)
PWROK: it indicates to PCH that
its CORE well power is stable.

Active Sleep Well
(ASW) Power OK


80_PWR_GOOD after PM_SLP_S3H delay 200 ms

SUSPWDRNACK: No longer requires a 10-K pull-up to VccDSW
(3.3 V).

PCH_WAKE#
CRB : 1K
CHKLIST: 10K

This signal is used to control power planes to the Intel® ME
sub-system. This signal will be asserted in M-off state. If M3
is not supported then SLP_A# will have the same timings as
SLP_S3#.

For platforms supporting Deep S4/S5 state, a low on this
signal indicates that PCH is in Deep Sleep state and that
EC/platform logic does not need to keep the Suspend Rails
ON.
If high means EC must keep SUS rails ON.
If Deep S4/S5 is not supported, then this pin can be left
unconnected.



System Power Management

PANTHER-GP-IF

303V_AUX_S5

R1925

100KR2J-1-GP

R1924

100KR2J-3-GP

3V_SV_POK_#

R1921

100KR2J-1-GP

PM_RSMRST#

RSMRST#_KBC

41

2N7002KDW-GP

84.2N702A3F

2nd = 84.1Mf01.03F

<Core Design>






SSID = PCH

If PCIE port 1 is disabled, it will cause all PCIE port disabled

WLAN CLK

LAN CLK

- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.





«Core Design»

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsin 221, Taiwan, R.O.C.


File PCH : PCIE/SMBUS/CLK
Size A2 Document Number LA480
Date: Friday, January 08, 2012 Sheet 20 of 103

SSID = PCH







G-Sensor	ST	KIXNOK
R2226	DY	10K
R2221	10K	DY




	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY



Note:
For PCH debug with XDP, need to NO STUFF R2218



PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)



EMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLGT)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)


DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLGT)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
IOC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

6A



Refer to NPCE795 shared SPI flash architecture

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH : POWER1

Size

Document Number


LA480

Rev



Date: Friday, January 06, 2012

Sheet 23 of 103

SSID = PCH



SSID = PCH



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			PCH : VSS	
Size	Document Number	Rev		SD
A3	LA480			
Date:	Friday, January 06, 2012	Sheet	25	of 103

BLANK


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 26 of	103


SSID = KBC




EC_GPIO47 High Active




EC GPIO standard PR/PL



Code change to Low Active on 8/19



Reset IC: Prevent BIOS data loss solution



PCB Version A/B (Pin#)	Pull-Low Resistor	Pull-High Resistor (3.3V_AUX_S5)	Voltage (Pin#)
SA	100.0K	10.0K	3.0V
SB	100.0K	20.0K	2.75V
SC	100.0K	33.0K	2.45V
+L	100.0K	47.0K	2.24V
Reserved	100.0K	64.9K	2.0V
Reserved	100.0K	76.8K	1.87V
Reserved	100.0K	100.0K	1.65V


71.00885.A0G
IC EMB CTRL NPCE885PA0DX LQFP 128P

©Core Design

SSID = Thermal

Thermal sensor



Close to SO-DIMM on top side.




between CPU, VGA and DIMM on bottom side

20110718_Carrey:

For Vendor suggestion, add 10k pull high to 3D3V_S0




pin6, ALERT# OD
pin7, SYS_SHDN# OD



20110718_Carrey:


For Vendor suggestion, add 390pF Cap. as closed to pin B/C and E of Q2803



CPU TEMP:

H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.

4 WIRE PWM Fan Control circuit



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

THERMAL SENSOR SMSC EMC2103

Size

Document Number

A3

LA480

Date: Friday, January 06, 2012

Sheet 28 of 103

Rev


SD

BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 30 of	103

25MHz XTAL





	C3103	C3148
VB480	15pF 78.15034.1FL	12pF
VB580	12pF 78.12034.1FL	12pF

71.08111.N03, IC PCIE CTRL RTL8111F-CGT QFN 48P

71.08111.J03, IC PCI-E RTL8111E-VL-CGT QFN 48P


8111F can use GPIO to inform system to do LAN PHY power down.




L3102 adopt spec
C3104 change to
type capacitor

Layout Note: Close to U3101 pin C3130 ~ C3134,C3138,C3139
For VDD10 pins - 3, 6, 9, 13, 29, 41, 45.



Layout Note: C3128&C3149
Close to U3101 pin21



Layout Note: C3135, C3140~C3144 Close to U3101 pin
For VDD33 pins - 12, 27, 39, 42, 47, 48.



```
| High:Link up |
| Low:Link down|
```




BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 33 of	103

BLANK

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 34 of	103

BLANK


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB 3.0 Controller			
Size	Document Number		Rev
A4	LA480		SD
Date: Friday, January 06, 2012		Sheet 35 of	103



Power Sequence








Run Power




1D5V_S0
MAX Current 3000 mA
Design Current 2100 mA
Total= 11.39A







Adaptor in to generate DCBATOUT



Swap for v480



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				BATT_CONN			
Size	Document Number					Rev	
	LA480						SD
Date:	Friday, January 06, 2012			Sheet	39	of	103

SSID = Charger

A8(ANNIE/ASTRO)
PR4007,PR4008

AD+ total power	R1	R2
65w	64.12425.6DL	100K
80w	41.2k	100K
90w	60.4k	100K
120w	64.40425.6DL	100K

STOP_CHG#
connects to KBC






Charger Current=1.4~3.6A

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1 Main Tai Wu Rd, Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

File	<Title>	Rev
Size	Document Number	SD
A2	LA480	
Date:	Friday, January 06, 2012	Sheet 40 of 103

SSID = PWR.Plane.Regulator_5v3p3v



Design Current=5.25A
OCP>7.8A

Cyntec. 2.2uH 7.3*6.3
DCR=18~20mohm
Idc=8A, Isat=14A

Id=12A, Qg=3.8nC,
Rdson=24~30 mohm

Id=12A, Qg=3.8nC,
Rdson=24~30 mohm

Design Current=5.25A
OCP>7.8A


Cyntec. 3.3uH 6.5*6.9*3
DCR=28~30mohm
Idc=6A, Isat=13.5A

Id=16A, Qg=7.3nC,
Rdson=13.5~16.5 mohm

Close to VFB Pin (pin2)

Close to VFB Pin (pin5)


3V_SV_POK <<<



<Core Design>




緯創資通 Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshui,
Taipei Hsien 221, Taiwan, R.O.C.

TPS51123_5V_3D3V		
Size	Document Number	Rev
		SD
Date: Friday, January 08, 2012 Sheet 41 of 104		






	Main source	2nd source
PU4301	84.03606.037 FDMS3606S-GP-U	
PU4302	84.03606.037 FDMS3606S-GP-U	
PU4303	84.03606.037 FDMS3606S-GP-U	
PU4304	84.03606.037 FDMS3606S-GP-U	

BOM control






Design current: 42.4A







	Main source	2nd source
PU4402	84.07608.037 FDMS7608S-GP	
PU4403	84.07608.037 FDMS7608S-GP	


BOM control




Design current: 22A



TPS51219 for 1D05V



SSID = PWR.Plane.Regulator_lp5v0p75v



<Core Design>


緯創資通 Wistron Corporation
21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipai Hsien 221, Taiwan, R.O.C.

Title		RT8207M_1D5V_0D75V	
Size	Document Number	<Doc>	Rev
Date: Friday, January 06, 2012		Sheet 46 of 103	SD

SSID = PWR.Plane.Regulator_1p8v

RT8068A for 1D8V_S0

Design Current=1.1A




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PWM_1D8V_RT8015B		
Size	Document Number				Rev
Date:	Friday, January 06, 2012				SD
Sheet	47	of	103		

TPS51461 for VCCSA




VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V

SSID = VIDEO

LVDS connector



LCD / Inverter Connector

CAMERA POWER




SILERGY	74.06288.07F	SY6288CAAC	High Active
DIODES	74.02171.07F	AP2171WG-7	High Active
UPI	74.07534.A7F	OBS	High Active
GMT	74.05240.A7F	OBS	High Active




LCD POWER



For EMI request
Close to LVDS connector



Panel BL brightness/Power En/BL En




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih,
Taippei Hsien 221, Taiwan, R.O.C.


File	LCD Connector		
Size	Document Number	Rev	SD
A2	LA480		
Date:	Friday, January 06, 2012	Sheet	48 of 103

CRT connector




CRT DDCDATA & DDCCLK level shift




Pull High 5V Design on CRT Board



CRT Hsync & Vsync level shift




CRT RGB



<Core Design>

BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title eDP			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 52 of	103

BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
S-VIDEO			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 53 of	103

BLANK


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 54 of	103

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP

Size
A4

Document Number


LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 55 of 103



SATA HDD Connector



ODD Connector


SATA_RX- and SATA_RX+ Trace
Length match within 20 mil

Mars:
Exchange ODD and ESATA differential pair each other.





```
74.02069.079 TI TPS2069DGNR MSOP 8P
74.07534.D79 UPI UP7534PRA8-15 MSOP 8P
74.00547.C79 GMT G547F1P81U MSOP 8P (OBS)
74.07534.A79 UPI UP7534ARA8-15 MSOP8P
```

**When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON**



SUPPORT ZERO SATA ODD



TI	74.02069.079	TPS2069DGNR	High Active
DIODES		AP2171WG-7	High Active
UPI	74.07534.A7F	OB5	High Active

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD/ODDSize
A3

Document Number

LA480

Rev
SD

Date: Friday, January 06, 2012



Sheet 56 of 103

BLANK


<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>E-SATA+USB</div>		
Size <div>A4</div>	Document Number <div>LA480</div>	Rev <div>SD</div>
Date: Friday, January 06, 2012		Sheet 57 of 103

Int. Digital MIC for V series



Int. Mono Analog MIC for B series



INTERNAL STEREO SPEAKERS






Table 58.1 - Bi-direction ESD multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	RSB5.6SMT2R	N/A	83.RSB56.BAF
ON SEMI	ESD5B5.0ST1G	N/A	83.ESD5B.0AF
NXP	PESD5V0S1BB	N/A	83.0005V.0AF


<Core Design>

緯創資通 Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Size	
Document Number	Rev
LA480	SD
Date: Friday, January 06, 2012	Sheet 68 of 104

GIGA Lan Transformer



LAN Connector



TVS



83.00005.BAE

DIODE ARR SRV05-4.TCT SOT-23-6

83.09904.AAE

DIODE ESD AZC099-04S SOT23-6L

Swap for V480



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RJ45 / TransformerSize
A3

Document Number

A3

LA480



Date: Friday, January 06, 2012

Sheet 59 of 103

SD


SSID = Flash.ROM

SPI FLASH ROM (8M byte) for PCH



4MB			
SO8	Marconix	MX25L3206EM2I-12G	72.25320.C01
	Winbond	W25Q032BVSSIG	72.25Q32.A01
	Numonyx	N25Q032A13ESE40	72.25032.H01
8MB			
SO8	Marconix	MX25L6406EM2I-12G	72.25640.D01
	Winbond	W25Q064CVSSIG	72.25Q64.B01
	Numonyx	N25Q064A13ESE40	72.25Q64.D01
16MB			
WSON	Marconix	MX25L12836EZNI-10G	72.25128.X01
	Marconix	MX25L12835EZNI-10G	72.25128.Y01
	Winbond	W25Q128BVEIG	72.25128.I01
	Numonyx	N25Q128A13EF840	72.25128.B03

SSID = RBATT




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Flash/RTC
Size A3 Document Number LA480 Rev SD
Date: Friday, January 06, 2012 Sheet 60 of 103

USB Board CONN.





USB3.0 Port1

USB3.0 Port2

USB3.0 Port3

USB3.0 Port4




<Core Design>

緯創資通 Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.	
USB 3.0 Port*2	
Title Size A2	Document Number LA480
Date Friday, January 06, 2012	Rev SD
Sheet 62 of 103	



SSID = User.Interface

Bluetooth conn.



BT Module pin definition is same as LA470

SILERGY	74.06288.07F	SY6288CAAC	High Active
DIODES	74.02171.07F	AP2171WG-7	High Active
UPI	74.07534.A7F	OBS	High Active
GMT	74.05240.A7F	OBS	High Active



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth

Size

Document Number

Rev

A4

LA480

SD

Date

Friday, January 06, 2012


Sheet

63

of

103

Finger Printer Connector




<Core Design>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Finger Printer Connector</i>			
Size A4	Document Number LA480		Rev SD
Date:	Friday, January 06, 2012	Sheet 64 of	103

SSID = Wireless



Mini Card Connector(802.11a/b/g/n)




Place near MINI Card CONN



Reserve for AOAC



G6506~G6511
placement close close WLAN1
in bottom side



<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: MINICARD(WLAN)/TP CONN
Size A3 Document Number: LA480 Rev SD
Date: Friday, January 06, 2012 Sheet 65 of 103

SSID = Wireless

mSATA for V Series Only

Mini Card Connector(Full Card)



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title		WWAN Connector	
Size	Document Number	Rev	SD
A3	LA480		
Date:	Friday, January 06, 2012	Sheet	66 of 103

BLANK

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA480</div>	Rev <div>SD</div>
Date: Friday, January 06, 2012		Sheet 67 of 103

SSID = User.Interface




<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			LED Bard/Power Button
Size	Document Number	Rev	
A3	LA480	SD	
Date:	Friday, January 06, 2012	Sheet	68 of 103

Internal KeyBoard Connector



PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8




	Models			
Synaptics PIN	B480	V480	B580	V580
TM-01146-006	✓			
TM-02123-001		✓		
TM-02060-001			✓	
TM-02045-001				✓
VDD	5V	3.3V	5V	3.3V
Pin 1	VDD	VDD	VDD	VDD
Pin 2	CLK	CLK	CLK	CLK
Pin 3	DA7	DA7	DA7	DA7
Pin 4	Left button	GND	Right button	GND
Pin 5	Right button	NC	Left button	NC
Pin 6	GND	NC	Right button	NC

◀Core Design▶

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
TOUCH PAD CONNECTOR			
Size A2	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 69 of	103



<Core Design>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size A4	Document Number LA480	Rev SD
------------	---------------------------------	------------------



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 71 of 103

BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 72 of	103

BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 73 of	103



BLANK

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


New Card

Size A4	Document Number LA480	Rev SD
------------	---------------------------------	------------------

BLANK

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 76 of	103



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA480

Rev

SD

Date: Friday, January 06, 2012



Sheet 77 of 103

BLANK

<Core Design>

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
Reserved			
Size	Document Number		Rev
A4	LA480		SD
Date: Friday, January 06, 2012		Sheet 78 of	103

G-Sensor V Series Only



Layout Comment :

- (1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.
- (2) Avoid routing under DCDC switching area.

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

G-Sensor

Size
A4

Document Number

LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 79 of 103

RFID




Table 80.1- Transistor multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
NXP	PDTC115TE	N/A	84.00115.E1K
ROHM	LTC015TEB	N/A	84.00015.B1H
Panasonic	DRC9115T0L	N/A	84.09115.A11

Table 80.2- EEPROM multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	BUL08-1FVJ-WGE2	N/A	72.BUL08.A0Q
NXP	PCA24S08ADP	N/A	72.24S08.A0Q
SANYO	LE26CAP08TT-TLM-H	N/A	72.26C08.00R

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RF IDSize
A4

Document Number

LA480

Rev
SD

Date: Friday, January 06, 2012

Sheet 80 of 103

BLANK

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number













LA480


Rev
SD

Date: Friday, January 06, 2012

Sheet 81 of 103




R8201 and R8203 Dual layout with TR8201






LVDS Interface

SPEC. (DG-05587-001_v03_p.160)
Pull down IFPxy IOVDD with 10kΩ resistor.
Pull down IFPxy PLLVDD with 10kΩ resistor.
The other IO pins can be NC, this includes unused data lines.



HDMI Interface





<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin-Tai Wu Rd., Hsinchu,
Taipei Hsien 301, Taiwan, R.O.C.

Title **N13P_GPU (2/5): DIGITALOUT**

Size A2	Document Number LA48	Rev SD
Date: Friday, January 05, 2012	Sheet 84 of 103	








NVVDD Decoupling Requirement
(DG-05587-001_v03_p.56_Table 7)

Capacitor Type	Footprint	Population	Location
4.7uF	X6S	0603	15
0.1uF	X7R	0402	8
47uF	X5R	0805	1
22uF	X5R	0805	1
4.7uF	X5R	0805	5

X7R (+/-15%、-55~125℃)
X6S (+/-22%、-55~105℃)
X5R (+/-15%、-55~85℃)



VDD33 Decoupling (DG-05587-001_v03_p.57_Table 8)


Capacitor Type	Footprint	Population	Location
0.1uF	X7R	0402	3
1uF	X5R	0402	2
4.7uF	X5R	0603	1

X7R (+/-15%、-55~125℃)
X5R (+/-15%、-55~85℃)

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C	
File	
N13P GPU (5/5): PWR/GND	
Size	Document Number
A3	LA48
Date:	Friday, January 06, 2012
Sheet	87 of 103
Rev	SD



VIDEO FRAME BUFFER PORT A



Combined Memory FBVDD/Q Decoupling DDR3x16 with Clamshell Layout
(DG-05587-001_v03_p.87_Table 23)

Capacitor Type		Footprint	Population	Location
0.1uF	X7R	0402	4	Close to VRAM
1uF	X7R	0603	8	Close to VRAM

X7R (+/-15%、-55~125°C)
*Per clamshell pair





<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CHANNEL-A_VRAM1,2 (1/4)
-------	--------------------------------

Size A3	Document Number LA48	Rev SD
Date: Friday, January 06, 2012	Sheet 88 of 103	



VIDEO FRAME BUFFER PORT A







Combined Memory FBVDD/Q Decoupling DDR3x16 with Clamshell Layout
(DG-05587-001_v03_p.87_Table 23)

Capacitor Type		Footprint	Population	Location
0.1uF	X7R	0402	4	Close to VRAM
1uF	X7R	0603	8	Close to VRAM

X7R (+/-15%、-55~125°C)
*Per clamshell pair



VIDEO FRAME BUFFER PORT C



Combined Memory FBVDD/Q Decoupling DDR3×16 with Clamshell Layout (DG-05587-001_v03_p.87_Table 23)

Capacitor Type	Footprint	Population	Location
0.1uF	X7R	0402	Close to VRAM
1uF	X7R	0603	Close to VRAM

X7R (+/-15%、-55-125℃)
*Per clamshell pair

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **CHANNEL-C_VRAM5,6 (3/4)**


Size A3 Document Number **LA48** Rev **SD**

Date: Friday, January 06, 2012 Sheet 90 of 103

VIDEO FRAME BUFFER PORT C





FB CMD mapping Mode D-N13x



Combined Memory FBVDD/Q Decoupling DDR3x16 with Clamshell Layout (DG-05587-001_v03_p.87_Table 23)

Capacitor Type	Footprint	Population	Location
0.1uF	X7R	0402	4
1uF	X7R	0603	8

X7R (+/-15%, -55-125°C)
*Per clamshell pair




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title **CHANNEL-C_VRAM7,8 (4/4)**

Size A3 Document Number **LA48** Rev SD
Date: Friday, January 06, 2012 Sheet 91 of 103


```
SSID = PWR.Plane.Regulator_GFX
```




		N13P-GS 71.0N13P.00U	N13P-GL 71.0N13P.B0U	N13M-GS 71.0N13M.E0U	N13M-GE1 71.0N13M.C0U
NVDD Boot Voltage	0.9V VID[6:0]=0110000	0.975V VID[6:0]=0101010	0.9V VID[6:0]=0110000	0.875V VID[6:0]0110010	
NV_VID1	PR9215 PR9230	DY 63.10334.1DL	DY 63.10334.1DL	DY 63.10334.1DL	DY 63.10334.1DL
NV_VID3	PR9217 PR9232	DY 63.10334.1DL	DY 63.10334.1DL	DY 63.10334.1DL	DY 63.10334.1DL
NV_VID4	PR9218 PR9233	63.10334.1DL DY	DY 63.10334.1DL	63.10334.1DL DY	63.10334.1DL DY




+3VS to 3.3V_DELAY Transfer



1D5V_VGA_S0



1.05V to 1.05V_VGA_S0 Transfer



D

C

B

A

BLANK

<Core Design>

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C</div></div>		
Title <Title>		
Size A4	Document Number LA480	Rev SD
Date:	Friday, January 06, 2012	Sheet 94 of 103


BLANK

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA480		Rev SD
Date: Friday, January 06, 2012		Sheet 95 of	103

BLANK


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TOUCH PANEL			
Size	Document Number		Rev
A4	LA480		SD
Date: Friday, January 06, 2012		Sheet 96 of	103


CPU Plate






VGA Std-Off





MINI PCIE



14" Structure boss




For Discharge




(Blanking)

<Core Design>

<div>緯創資通</div>		<div>Wistron Corporation</div>			
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
Title					
<div>Change History</div>					
Size A4	Document Number <div>LA480</div>		Rev <div>SD</div>		
Date:	Friday, January 06, 2012		Sheet 98 of 103		






<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Power Block Diagram	
Size	Document Number			Rev
A3	LA480			SD
Date:	Friday, January 06, 2012	Sheet	100	of 103


PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



5	4	3	2	1
D				
C				
B				
A				

(Blanking)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Change History	
Size A4	Document Number LA480			Rev SD