





LZ2/LZ2A (Z480) Intel Chief River Platform (Optimus) Block Diagram01



Intel(R) FDI	PCI EXPRESS* - GRAPHICS
--------------	-------------------------




## DP & PEG Compensation



Size	Document Number	Rev
 <b>PROJECT : LZ2A</b> <b>Quanta Computer Inc.</b>		
<b>IVY Bridge 1/4</b>		
Date:	Wednesday, November 30, 2011	Sheet 2 of 45

## Ivy Bridge Processor (DDR3)










# Ivy Bridge Processor (GRAPHIC POWER)



04

[2,6,7,8,10,33,34,38,43]	[33,41]	+VCC_CORE
[2,10,12,13,33,34,37,43]	[34]	MAINON_15V
[2,33]	[2,33]	+1.5V_SUS
[10,27]	[10,27]	+1.5V
[7,10,33,34,40]	[7,10,33,34,40]	+1.8V
[33,34,39]	[33,34,39]	+0.85V
[33,41]	[33,41]	+VCC_GFX



## POWER





## POWER



## GRAPHICS





## 1.8V RAIL



## CPU VCCPL



Layout note: need routing together and ALERT need between CLK and DATA



## Ivy Bridge Processor (GND)

## Ivy Bridge Processor (RESERVED, CFG)

05

VSS

VSS

RESERVED

Ivy Bridge\_rPGA\_2DPC\_Rev0p61

## Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.


	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



## CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled  
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled  
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)  
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

Cougar Point/Panther Point (LVDS,DDI)




Pin 1-10 connections for the AOAC module:

Pin	Signal	Value/Label
1	CLKRUN#	R198 8.2K $\Omega$
2	XDP_DBRST#	R180 1K $\Omega$
3	R173	1K $\Omega$
4	RSMRST#	R139 10K $\Omega$
5	SYS_PWROK	R457 100K $\Omega$
6	Ground	
7	PM_R1#	R142 10K $\Omega$
8	PM_BATLOW#	R445 8.2K $\Omega$
9	PDE_WKUP#	R146 10K $\Omega$
10	WLAN_AOAC_ON	R418 10K $\Omega$
11	SUSWARN#	R409 10K $\Omega$
12	AC_PRESENT	R442 10K $\Omega$
13	PM_DRAM_PWRGD	R435 *200/F


For AOAC




Cougar Point-M/Panther Point (PCI,USB,NVRAM)




Cougar Point-M/Panther Point (PCI-E,SMBUS,CLK)



PCI/USBOC# Pull-up(CLG)




## PCIE CLOCK




MPC Switch Control	
MPC_PWR_CTRL#	Low = MPC ON High = MPC OFF (Default)

MPC\_PWR\_CTRL# R465 \*1K\_4


**CLK\_REQ/Strap Pin(CLG)**




## PLTRST#(CLG)





**SMBus(CLK)**



### SMBus/Pull-up(CLG)






Board ID For Function	ID1 GPIO6	ID2 GPIO16	ID3 GPIO13
SDV	0	0	0
SIV	0	0	1
SIT	0	1	0
SOVP			

Board ID  
use below GPIO:  
BOARD\_ID1  
BOARD\_ID2  
BOARD\_ID3

PCB\_LAYER\_ID:  
0-->6 layer  
1-->8 layer

System ID[0],ID[1]:  
-->LZ1 [0,0]  
-->LZ2 [0,1]  
-->LZ3 [1,0]

## GPIO Pull-up/Pull-down(CLG)



This signal has a weak internal pull-down.  
NOTES:  
1. The internal pull-down is disabled after PLTRST# deasserts.  
2. This signal should not be pulled high when strap is sampled.

DMI TERMINATION  
VOLTAGE OVERRIDE

Low = Tx, Rx terminated to  
same voltage (DC Coupling Mode)  
(DEFAULT)


FDI TERMINATION  
VOLTAGE OVERRIDE

LOW - Tx, Rx terminated  
to same voltage  
(DEFAULT)


BIOS RECOVERY

High = Disable (Default)  
Low = Enable

## SGPIO




SV\_SET\_UP  
High = Strong (Default)




HOST\_ALERT#1\_R  
R466 1K 4  
+3V\_S5

Intel MB Crypto Transport Layer  
Security (TLS) cipher suite  
Low = Disable (Default)  
High = Enable


## MFG-TEST




PROJECT : LZ2A  
Quanta Computer Inc.



## Cougar Point/Panther Point (GND)







CPT\_PPT\_Rev\_0p5



CPT\_PPT\_Rev\_0p5



## DDR\_RVS (DDR)



[6,7,8,9,10,12,14,15,17,21,22,23,24,25,26,27,29,30,31,32,33,34,37,38,41,42,43]  
[2,4,10,12,33,34,37,43]  
[12,34,3]  
[1]


	+3V
3]	+1.5V_SUS
7]	+0.75V_DDR
2]	+SMDDR_V

13




The PCB layout shows the power plane with various decoupling capacitors and their values. The components are labeled as follows:

- Top Left:** +1.5V\_SUS, C303 (10u/6.3V\_6), C324 (10u/6.3V\_6), C306 (10u/6.3V\_6), C301 (1u/6.3V\_4), C326 (1u/6.3V\_4), C296 (\*330U/2V/ESR9\_7343), C297 (10u/6.3V\_8), C323 (10u/6.3V\_8).
- Top Right:** +SMDDR\_VREF\_DIMM, +SMDDR\_VREF\_DQ0.
- Bottom Left:** +3V, C316 (2.2u/6.3V\_6), C321 (0.1u/10V\_4).
- Bottom Center:** +0.75V\_DDR\_VTT, C298 (1u/6.3V\_4), C302 (1u/6.3V\_4), C328 (1u/6.3V\_4), C320 (1u/6.3V\_4), C308 (10u/6.3V\_6), C311 (10u/6.3V\_6).
- Bottom Right:** C299 (0.1u/10V\_4), C304 (22u/6.3V\_6), C317 (0.1u/10V\_4), C318 (2.2u/6.3V\_6).














Memory/PKG	FBVDDQ	FBCAL_PU_GND	FBCAL_PD_VDDQ	FBCAL_TERM_GND
DDR3	1.5 V	42.2 $\Omega$	40.2 $\Omega$	51.1 $\Omega$

**Note:** Refer to the Product Update Notification (PUN) for each specific GPU for final Driver Calibration values.

CALIBRATION PIN	DDR3
FB_CALx_PD_VDDQ	40.2
FB_CALx_PU_GND	42.2
FB_CALx_TERM_GND	51.1






VRAM Configuration Table				
VRAM Configure	Quanta PN(Q buy)	Vendor PN	RAMCFG [3:0]	ROM_SI
900MHz 2GB(128M*16) Samsung	AKD5MGWT500	K4W2G1646C-HC11	0x7(0111)	R87 (45.3K ohm)
900MHz 2GB(128M*16) Hynix	AKD5MGWTW00	H5TQ2G638FR-11C	0x6(0110)	R87 (34.8K ohm)
900MHz 1GB(64M*16) Samsung	AKD5SEGTS00	K4W1G1646C-B0C11	0x3(0011)	R87 (20K ohm)
900MHz 1GB(64M*16) Hynix	AKD5LZWWT02	H5TQ1G638FR-11C	0x2(0010)	R87 (15K ohm)


Res	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

GPU Model	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N13M-GE1-A1 (GF119)	R73 (30K ohm) PD	R77 (4.99K ohm) PU	R383 (45.3K ohm) PU	R41 (34.8K ohm) PD	R47 (4.99K ohm) PU	R52 (4.99K ohm) PD	R56 (10K ohm) PD
N13P-GL-A1 (GF108)	R73 (10K ohm) PD	R76 (15K ohm) PD	R383 (45.3K ohm) PU	R41 (45.3K ohm) PD	R47 (10K ohm) PU	NA	NA
N13P-GS-A2 (GK107)	R69 (10K ohm) PU	R77 (4.99K ohm) PU	R383 (45.3K ohm) PU	R41 (34.8K ohm) PD	R42 (15K ohm) PD	R52 (4.99K ohm) PD	R56 (10K ohm) PD




	Q6,Q63, R81,R104	R68,R102, R105,R463
N13P-GS	Unstuff	Stuff
N13P-GL N13M-GR1	Stuff	Unstuff

GPU	Signal/Rail	Stuffing Option
N13P-G7/-G5/-LP, N14P-Q1/-Q3	I2C and GPIO	No stuff FET Stuff 0Ω bypass resistor
	3V3MISC	Stuff FET No stuff 0Ω bypass resistor
Other N13P and N13M	I2C and GPIO	Stuff FET No stuff 0Ω bypass resistor
	3V3MISC	No stuff FET Stuff 0Ω bypass resistor



Ball Number	N13P-PES/-GL/-NS1 Signal Names	N13M-GE1 Signal Names	N13P-GV / N13M-GS Signal Names	N13P-GT/-GS/-LP and N14P-Q1/-Q3 Signal Names	Comment
L3	CEC	NC	NC	NC	Place a 10k pull-up to 3V3 on N13P-PES/-GL/-NS1.



NVVDD Table	N13M-GE1-A1 (GF119)	N13P-GL-A1 (GF108)	N13P-GS-A1 (GK107)
	NVVDD (0.9V)	NVVDD (0.95V)	NVVDD (0.9V)
GPU_VID0	0 (R66)	0 (R66)	0 (R66)
GPU_VID1	0 (R62)	0 (R62)	0 (R62)
GPU_VID2	0 (R58)	1 (R59)	0 (R58)
GPU_VID3	0 (R57)	1 (R54)	0 (R57)
GPU_VID4	1 (R71)	0 (R40)	1 (R71)
GPU_VID5	1 (R385)	1 (R385)	1 (R385)

## GPIO ASSIGNMENTS

GPIO pin Name	Normal Function	I/O	Function Description
GPIO0	GPU_VID4	0	GPU Core VDD0 VID4
GPIO1	GPU_VID3	0	GPU Core VDD0 VID3
GPIO2	LCD_BL_PWM	0	Panel Backlight PWM Brightness Control
GPIO3	LCD_VCC or PSI	0	Panel Power Enable or Phase Shedding
GPIO4	LCD_BLEH	0	Panel Backlight Enable
GPIO5	GPU_VID1	0	GPU Core VDD0 VID1
GPIO6	GPU_VID2	0	GPU Core VDD0 VID2
GPIO7	3D Vision	0	3D Vision Left/Right signal
GPIO8	Over Vent	I/O	Active Low Thermal Catastrophic Over Temperature
GPIO9	ALERT	I/O	Active Low Thermal Alert
GPIO10	MEM_VREF_CTL	0	Memory VREF Control
GPIO11	GPU_VID0	0	GPU Core VDD0 VID0
GPIO12	PWR_LEVEL	1	AC power detect or power supply overdraw input
GPIO13	GPU_VID5	0	GPU Core VDD0 VID5
GPIO14	HPD_AB	1	Hot Plug Detect for IFPAB
GPIO15	HPD_C	1	Hot Plug Detect for IFPC
GPIO16	PSI or MEM_VDD0_CTL	0	Phase Shedding or Memory VDD0 VID
GPIO17	HPD_D	1	Hot Plug Detect for IFPD
GPIO18	HPD_E	1	Hot Plug Detect for IFPE
GPIO19	HPD_F	1	Hot Plug Detect for IFPF
GPIO20	Reserved		
GPIO21	Reserved		







Table 5. Stuffing Options

GPU	Signal/Rail	Stuffing Option
N13P-GT/-GS/-LP, N14P-Q1/-Q3	IZC and GPIO	No stuff FET Stuff 0Ω bypass resistor
	3V3MISC	Stuff FET No stuff 0Ω bypass resistor
Other N13P and N13M	IZC and GPIO	Stuff FET No stuff 0Ω bypass resistor
	3V3MISC	No stuff FET Stuff 0Ω bypass resistor


[15] VMA\_DQ[63:0]  
[15] VMA\_DM[7:0]  
[15] VMA\_WDQS[7:0]  
[15] VMA\_RDQS[7:0]



# CHANNEL A: 512MB/1024MB DDR3







[14,15,20,33,43] +1.5V\_GPU















## Back Light






Size Custom	Document Number <b>RTL81111F/RTL8105E</b>	Rev 1A
Date:	Wednesday, November 30, 2011	Sheet 24 of 45


CODEC(ADO)




Codec Power(ADO)




Earphone(AMP)




HDA Power(ADO)




System MIC(AMP)



Speaker(AMP)






PC BEEP








SATA HDD Connector.

SATA ODD Connector.










## USB2.0\*1


## DC-IN Board




## FAN CONTROL




# CCD BOARD




# BLUETOOTH





# Touch pad




# MMB




# KEYBOARD




# LED




# POWER BOARD









# Card Reader BOARD










## Screw for ME




## CPU BKT




## For ESD





## For EMI








## 3V\_S5, 5V\_S5





## LANVCC














[10,34,35,36,37,38,40,41,42,43] +5VPCU  
 [23,33,35,36,37,38,41,42] VIN  
 [4,33,34] +0.85V



G0	G1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

default 0.9V









	PR44	PC14	OCF
N13P-GS N13P-GL	CS21472FB21(1.47K)	Stuff	TDC : 30A Imax : 40A OCF : 50A
N13M-GE1	CS21272FB15(1.27K)	Unstuff	TDC : 20A Imax : 25A OCF : 30A

[6,7,8,9,10,12,13,14,15,17,21,22,23,24,25,26,27,29,30,31,32,33,34,37,38,41,42] +3V\_GPU  
 [14,16,17,18] +3V\_GPU  
 [10,34,35,36,37,38,39,40,41,42] +5VPCU  
 [14,15,19,20,33] +1.5V\_GPU  
 [23,26,30,34,36] +15V  
 [2,4,10,12,13,33,34,37] +1.5V\_SUS  
 [14,15,16,33] +1.05V\_GFX\_PCIE  
 [2,4,6,7,8,10,33,34,38] +1.05V\_PCH



LZ2 / Z480 Chief River Schematic EC Tracking Record B ( for SDV --> SIV,B )OCT. 07, 2011

[illegible]

PROJECT : LZ2A  
Quanta Computer Inc.

Size	Document Number	Rev
	EC Tracking Record	
Date:	Wednesday, November 30, 2011	Sheet 44 of 45

