





KL7 Intel Huron River Platform (UMA)



01



Sandy Bridge Processor (DMI,PEG,FDI)



Sandy Bridge Processor (CLK,MISC,JTAG)



DP & PEG Compensation


+1.05V_PCH  24.9F 4 PEG_COMP


PEG_ICOMPI and RCOMPO signals should be routed within 500 mils
typical impedance = 43 mohms
PEG_ICOMPO signals should be routed within 500 mils
typical impedance = 14.5 mohms

+1.05V_PCH ○ R355 10K 4 INT_eDP_HPD_Q
+1.05V_PCH ○ R354 24 9F 4 eDP_COMP





eDP_COMP and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms

Processor pull-up(CPU)







Sandy Bridge Processor (GRAPHIC POWER)



Sandy Bridge Processor (GND)

Sandy Bridge Processor (RESERVED, CFG)


06



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training




CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled


PROJECT KL7
Quanta Computer Inc.

Size Custom Document Number
Rev 0D
Date: Tuesday, January 04, 2011 Sheet 6 of 40









07



DPWROK FOR DSW (n/c)



Cougar Point-M (PCI-E,SMBUS,CLK)




Cougar Point (GPIO,VSS_NCTF,RSVD)


[7,8,9,11,13,14,15,16,17,19,20,21,22,23,24,25,27,29,30,32,33,37,38,39]
[3,7,8,9,11,18,22,23,25,29,32]

+3V
+3V_S5


10




GPIO Pull-up/Pull-down(CLG)



Board ID	ID2 GPIO71	ID1 GPIO68	ID0 GPIO6
KL7	0	0	0
KL8	0	1	0
KL8A	1	0	0
KL9	0	1	1
KL9A	1	0	1




SV_SET_UP
High = Strong (Default)




HOST_ALERT#1_R → R237 → 1K/J_4 → +3V_S5

Intel ME Crypto Transport Layer Security (TLS) cipher suite
Low = Disable (Default)
High = Enable

MFG-TEST



SGPIO



FDI TERMINATION VOLTAGE OVERRIDE
LOW - Tx, Rx terminated to same voltage


DMI OVRVLTG → R244 → 200K/J_4 → +3V

DMI TERMINATION VOLTAGE OVERRIDE
Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)



BIOS_REC → R197 → 10K/J_4 → +3V

BIOS RECOVERY
High = Disable (Default)
Low = Enable



Cougar Point-M (POWER)






IBEX PEAK-M (GND)




DDR_RVS (DDR)




13





DDR_RVS (DDR)



Place these Caps near So-Dimm0.







VREF DQ0 M1 Solution




Cost reduce HDMI Level Shifter



[7] INT_HDMI_TXDP2	C459	0.1U/10V/X5R_4	HDMI TX2+
[7] INT_HDMI_TXDN2	C456	0.1U/10V/X5R_4	HDMI TX2-
[7] INT_HDMI_TXDP1	C454	0.1U/10V/X5R_4	HDMI TX1+
[7] INT_HDMI_TXDN1	C452	0.1U/10V/X5R_4	HDMI TX1-
[7] INT_HDMI_TXDP0	C447	0.1U/10V/X5R_4	HDMI TX0+
[7] INT_HDMI_TXDN0	C442	0.1U/10V/X5R_4	HDMI TX0-
[7] INT_HDMI_TXCP	C438	0.1U/10V/X5R_4	HDMI CLK+
[7] INT_HDMI_TXCN	C434	0.1U/10V/X5R_4	HDMI CLK-

[7] INT_HDMI_SCL	R185	*0.4S	HDMI_SCL_R
[7] INT_HDMI_SDA	R208	*0.4S	HDMI_SDA_R
[7] INT_HDMI_HPD	R436	*0.4S	HDMI_HPD_R




EMI reserve for HDMI







LCDVCC






Back light







[7,8,9,10,11,13,14,15,16,19,20,21,22,23,24,25,27,29,30,32,33,37,38,39] +3V
[33,34,35,37,38,39] VIN
[22,23,29,32,35] +15V
[7,8,18,28,29,30,32,33,35,36] +3VPCU
[11,20,23,29,31,32] +5V_S5




17








Close to CODEC





SATA HDD Connector.




Place caps close to connector.

Place caps close to connector.



USB + E-SATA




E-SATA RE-DRIVER




EN	B0	B1	FUNCTION
0	X	X	Standby
1	0	0	Standard SATA Output
1	1	0	Ch 0 Boost Output
1	0	1	Ch 1 Boost Output
1	1	1	Ch 0,1 Boost Output





	SD/MMC	MS	XD
1	SD D7		XD
2	SD D6		XD
3	SD D5		XD
4	SD D4		XD
5		MS BS	XD
6			XD
7		MS D1	XD
8			XD
9		MS D0	XD
10		MS D2	XD
11			XD
12		MS D3	XD
13			XD
14		MS CLK	XD
15	SD WP		XD





For RTS5139




MiniCard WLAN connector


[7,8,9,10,11,13,14,15,16,17,19,20,21,23,24,25,27,29,30,32,33,37,38,39] +3V
 [11,20,24,32] +1.5V
 [3,7,8,9,10,11,18,23,25,29,32] +3V_S5
 [17,23,29,32,35] +15V

22



BLUETOOTH







MiniCard SSD connector


[7,8,9,10,11,13,14,15,16,17,19,20,21,22,23,25,27,29,30,32,33,37,38,39] [11,20,22,32] +1.5V
+3V



24





FINGER PRINTER



25

TPM





PROJECT KL7


Quanta Computer Inc.

Size Custom	Document Number <Doc> FP/TPM	Rev 0D
Date: Tuesday, January 04, 2011	Sheet 25 of 40	

G-SENSOR (3-Axial)

[7,8,11,15,16,19,20,25,27,28,29,30,32,33,39] +5V

38




Size	Document Number	Rev
Custom	<Doc> G-SENSOR	0D
Date:	Tuesday, January 04, 2011	Sheet 26 of 40

FAN CONTROL




[7,8,9,10,11,13,14,15,16,17,19,20,21,22,23,24,25,29,30,32,33,37,38,39] +3V
[7,8,11,15,16,19,20,25,26,28,29,30,32,33,39] +5V



27





KEYBOARD



For EMI request


Touch pad






PROJECT KL7
Quanta Computer Inc.

Size Custom	Document Number <Doc> K/B, T/P	Rev 0D
Date: Tuesday, January 04, 2011		Sheet 28 of 40







Screw for ME

[11,17,20,23,29,32] +5V_S5

37

WLAN Nut

Guide pin
H=7mm
(STD)




SMT NUT H=4/7mm



TBD

PCH Thermal module Nut

Screw - h-tc218bc118i60d60p2




CPU BKT





TPM Nut


Screw - h-tc218bc118i60d60p2





Screw - h-c236d90p2






Drink Hole



ME定位孔



Screw for ME



Nut of Minipci(高度為4mm/7mm): H-TC217BC142D102P2 (內層PAD與bottom pad相同 142mil)

Guide of Minipci(高度為4mm): H-TC217BC75I75D35P2 (內層PAD與bottom pad相同 75mil)


Guide of Minipci(高度為7mm): H-TC217BIC102D63P2 (內層PAD與bottom pad相同 102mil)


Nut of VGA: H-TC5_5BC4I3D3P2 (內層不留PAD; 與孔相同 118mil)

PROJECT KL7
Quanta Computer Inc.


Size Custom	Document Number <Doc>	Rev 0D
Date: Tuesday, January 04, 2011	Sheet 31 of 40	

HOLD & SKEW














4. Delete FBVDDQ (+1.8V_GPU)





Del +1.5V SW



KL7 Intel HW Schematic EC Tracking Record B (for SIV)10 /06/ 2010

EC #	Page	CMVC #	Description	Date	Part Affected
01	03		Remove Disable Internal VGA circuit	2010/10/06	R33,R34,R35,R36,R37,R356,R358
02	03		Change U22 P/N to make sure output is 1.5V level	2010/10/06	U22
03	04		Remove CPU_DRAMRST# from +3V_S5	2010/10/06	R51,R52
04	05		Remove Disable Internal VGA circuit	2010/10/06	R351
05	07		Follow Intel PDG to remove HPD pull-up resister	2010/10/06	R159,R398
06	08		Change component footprint and P/N for KL789 common parts.	2010/10/06	BT1,D6
07	08		Remove PCH JTAG pull-up/pull-down resister for S3 leakage issue	2010/10/06	R464,R469,R229,R220,R228,R219,R476
08	08		Change Y6 Load Capacitance value from 18P to 6P	2010/10/06	C481,C482
09	09		Add MB ID[3,4] to separate KL789 model	2010/10/06	
10	09		Follow Intel PDG to add pull-up resister for PCIECLKRQ0,5,6,7 and PEG_CLKREQ# , and change GPIO46 from THINK_LIGHT# to PCIECLKRQ7#	2010/10/06	R402,R488,R489,R532,R234,R221
11	09		Change Y4 Load Capacitance value from 18P to 27P	2010/10/06	C406,C413
12	10		Change GPIO6 to BOARD_ID0, and GPIO68 to BOARD_ID1	2010/10/06	
13	10		Correct PCH strap netname(GPIO36,37)	2010/10/06	
14	10		Remove un-used compoment	2010/10/06	R207,R216,R215
15	10		Add MB ID[3,4] to separate KL789 model	2010/10/06	R398,R377,R542,R543
16	10		Add a pull-up resister for "WLAN_OFF#"	2010/10/06	R370
17	11		Follow Intel PDG to remove un-used compoment and add test point	2010/10/06	L17,C396,R387,R145,R166,L18,C399,R519,C243,L20,C417,TP82,TP83,TP66,TP44,TP18
18	15		Add a 220P CAP on "HDMIC_5V" for EMI	2010/10/06	C489
19	17		Correct LVDS conn pin define as KL8/9	2010/10/06	CN2
20	18		"LAN_DISABLE#" has a pull-up resister on PCH side, so de-pop this resister	2010/10/06	R67
21	18		Disconnect LED1 and LED2 by Intel suggestion	2010/10/06	
22	18		Change C88 from 0.1U to 1U by Intel suggestion	2010/10/06	C88
23	18		Remove "+1.0V_LOM" source from +1.05V_PCH	2010/10/06	R74
24	18		Change C420 from 1000P/3KV to 10P/3KV for EMI	2010/10/06	C420
25	20		Swap U9.4 and U9.5 and correct U9 P/N	2010/10/06	U9
26	20		Correct 0ohm resister and common choke co-layout circuit for USB	2010/10/06	R540,R541
27	21		Change R475 from short-pad to 0ohm resister for power consumption measure.	2010/10/06	R475
28	21		Add SD_D4~D7 to support SDXC	2010/10/06	CN11
29	22		Correct mini-card pin define for debug card	2010/10/06	CN22
30	22		Change CN18 footprint and P/N for ME request	2010/10/06	CN18
31	23		Swap U20.30 and U20.31	2010/10/06	
32	23		Change Y3 Load Capacitance value from 27P to 33P	2010/10/06	C297,C289
33	23		Remove LDO and connect +1.05V_PCH to P1V05_SUS, and change R316 footprint from 0603 to 0402	2010/10/06	U37,R488,R489,C461,C463,C464,R533,R532,C484,C485,R387,R316
34	24		Change CN17 pin define by SSD spec, and remove un-used compoment	2010/10/06	R377,R367,R370,D4,R60,U27
35	25		Correct 0ohm resister and common choke co-layout circuit for USB	2010/10/06	R538,R539
36	27		Change FAN connector pin define for quanta common design	2010/10/06	CN14
37	28		Pop CA1-CA6 for EMI request	2010/10/06	CA1,CA2,CA3,CA4,CA5,CA6
38	29		Change LED footprint and P/N, and connect LED1 from +3V_S5 to 3VPCU, and change R319-R322 footprint from 0603 to 0402	2010/10/06	LED1,LED2,LED3,R319,R320,R321,R322
39	29		Correct 0ohm resister and common choke co-layout circuit for USB	2010/10/06	R536,R537
40	29		Add 220P CAP for EMI request	2010/10/06	C490,C491,C492
41	29		Change CN3 pin define	2010/10/06	CN3
42	30		De-pop Y2,C184,C177 and pop R515 for CX version EC	2010/10/06	Y2,C184,C177,R515
43	30		Swap U12 pin for NB2 common design	2010/10/06	
44	30		Add 10K pull-up resister for "THINK_LIGHT#"and"USER_BTN#"	2010/10/06	R351,R356
45	30		Reserve VARISTOR on "HWPG" for ESD	2010/10/06	C484
46	30		Pop R88 for auto power on issue	2010/10/06	R88
47	30		Use a GPIO to separate KL7 and KL9 keyboard matrix	2010/10/06	R358,R367
48	30		Pop R81 and de-pop R82 for charger current control	2010/10/06	R81,R82
49	31		Add 560P CAP on +5V_S5 for EMI request	2010/10/06	C493,C494