

Compal confidential

Schematics Document

Mobile AMD S1G2 CPU with ATI
RX781(NB) & SB700(SB) core logic


2008-05-14

REV:1.0



Security Classification	Compal Secret Data			Title	
Issued Date	2007/10/11	Deciphered Date	200810/11	SCHEMATIC MB A4112	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401568
				Date:	Friday, February 13, 2009
				Sheet	1 of 54

OPP Rachman AMD 14" Discrete - LA-4112P



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Title	SCHEMATIC MB A4112	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Cust	401568	F
				Date:	Friday, February 13, 2009	Sheet 2 of 54

Voltage Rails

○ MEANS ON X MEANS OFF

power plane State	+B +3VL +5VL	+5VALW +3VALW +1.2VALW	+1.8V +0.9V	+5VS +3VS +2.5VS +1.8VS +1.5VS +1.1VS +VGA_CORE +1.2V_HT +CPU_CORE_0 +CPU_CORE_1 +CPU_CORE_NB
S0	○	○	○	○
S1	○	○	○	○
S3	○	○	○	X
S5 S4/AC	○	○	X	X
S5 S4/ Battery only	○	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

Symbol Note :

 : means Digital Ground

 : means Analog Ground

@ : means just reserve , no build

DEBUG@ : means just reserve for debug.

I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	10100000
DDR SO-DIMM 1	A4	10100100
CLOCK GENERATOR (EXT.)	D2	11010010
ACCELEROMETER	3A	00111010

EC SM Bus1 address

EC SM Bus2 address

Device	HEX	Address	Device	HEX	Address
Smart Battery	16H	0001 011X b	AD1032-2 CPU	9AH	1001 101X b
24C16	A0H	1010 000X b	AD1032-1 VGA	98H	1001 100X b
CPU SIC interface	98H	1001 100X b			



SMBUS Control Table

	SOURCE	THERMAL SENSOR VGA M82-SE ADM1032	BATT	SERIAL EEPROM	THERMAL SENSOR CPU & ADM1032	SODIMM I / II	CLK CHIP	WL MINI CARD Slot 1	LCD	HDMI	CRT	G-Sensor
SMB_EC_CK1	KB926	X	V	X	X	X	X	X	X	X	X	X
SMB_EC_DA1	KB926	V	X	X	V	X	X	X	X	X	X	X
SMB_EC_CK2	KB926	V	X	X	V	X	X	X	X	X	X	X
SMB_EC_DA2	KB926	V	X	X	V	X	X	X	X	X	X	X
SCL	VGA	X	X	X	X	X	X	X	V	X	X	X
SDA	M82-SE	X	X	X	X	X	X	X	V	X	X	X
DDC4CLK	VGA	X	X	X	X	X	X	X	X	V	X	X
DDC4DATA	M82-SE	X	X	X	X	X	X	X	X	V	X	X
DDC3CLK	VGA	X	X	X	X	X	X	X	X	X	V	X
DDC3DATA	M82-SE	X	X	X	X	X	X	X	X	X	V	X
SCL0	SB700	X	X	X	X	V	V	X	X	X	X	V
SDA0	SB700	X	X	X	X	V	V	X	X	X	X	V
SCL1	SB700	X	X	X	X	X	X	V	X	X	X	X
SDA1	SB700	X	X	X	X	X	X	V	X	X	X	X
SCL2	SB700	X	X	X	X	X	X	X	X	X	X	X
SDA2	SB700	X	X	X	X	X	X	X	X	X	X	X
SCL3	SB700	X	X	X	X	X	X	X	X	X	X	X
SDA3	SB700	X	X	X	X	X	X	X	X	X	X	X


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/10/11	Deciphered Date	200810/11	Title	SCHEMATIC MB A4112	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	401568	F
				Date:	Friday, February 13, 2009	Sheet 3 of 54

<10> H_CADIP[0..15] H_CADIP[0..15]
<10> H_CADIN[0..15] H_CADIN[0..15]

H_CADOP[0..15] H_CADOP[0..15] <10>
H_CADON[0..15] H_CADON[0..15] <10>




PWM Fan Control circuit















Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 401568
				Date: Friday, February 13, 2009	Rev F
				Sheet 4 of 54	

Processor DDR2 Memory Interface





Security Classification		Compal Secret Data		Compal Electronics, Inc. <i>Schematic MB A4112</i>	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	F
				Document Number 401568	
Date:	Friday, February 13, 2009	Sheet	5	of	54




Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2007/10/11		Deciphered Date		2008/10/11		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title				
				SCHEMATIC MB A4112				
				Size Custom	Document Number 401568			Rev F
				Date:	Friday, February 13, 2009		Sheet	6


VDD(+CPU_CORE) decoupling.




VDDIO decoupling.




+CPU_CORE_NB decoupling.



VTT decoupling.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Title SCHEMATIC MB A4112	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	F
				Document Number 401568	
Date:		Friday, February 13, 2009		Sheet	7 of 54



<15> PCIE GTX_C_MRX_P[0..15] PCIE GTX_C_MRX_P[0..15]
<15> PCIE GTX_C_MRX_N[0..15] PCIE GTX_C_MRX_N[0..15]

PCIE_MTX_C_GRX_P[0..15] PCIE_MTX_C_GRX_P[0..15] <15>
PCIE_MTX_C_GRX_N[0..15] PCIE_MTX_C_GRX_N[0..15] <15>

PCIE GTX_C_MRX_P0 D4
PCIE GTX_C_MRX_N0 C4
PCIE GTX_C_MRX_P1 A3
PCIE GTX_C_MRX_N1 B3
PCIE GTX_C_MRX_P2 C3
PCIE GTX_C_MRX_N2 E3
PCIE GTX_C_MRX_P3 E5
PCIE GTX_C_MRX_N3 F5
PCIE GTX_C_MRX_P4 G5
PCIE GTX_C_MRX_N4 G6
PCIE GTX_C_MRX_P5 H5
PCIE GTX_C_MRX_N5 H6
PCIE GTX_C_MRX_P6 J5
PCIE GTX_C_MRX_N6 J6
PCIE GTX_C_MRX_P7 J7
PCIE GTX_C_MRX_N7 J8
PCIE GTX_C_MRX_P8 L5
PCIE GTX_C_MRX_N8 L6
PCIE GTX_C_MRX_P9 M8
PCIE GTX_C_MRX_N9 M8
PCIE GTX_C_MRX_P10 P7
PCIE GTX_C_MRX_N10 P5
PCIE GTX_C_MRX_P11 P5
PCIE GTX_C_MRX_N11 M5
PCIE GTX_C_MRX_P12 R8
PCIE GTX_C_MRX_N12 R8
PCIE GTX_C_MRX_P13 R6
PCIE GTX_C_MRX_N13 R5
PCIE GTX_C_MRX_P14 P4
PCIE GTX_C_MRX_N14 P4
PCIE GTX_C_MRX_P15 T4
PCIE GTX_C_MRX_N15 T3

PART 2 OF 6

GFX_TX0P
GFX_TX0N
GFX_TX1P
GFX_TX1N
GFX_TX2P
GFX_TX2N
GFX_TX3P
GFX_TX3N
GFX_TX4P
GFX_TX4N
GFX_TX5P
GFX_TX5N
GFX_TX6P
GFX_TX6N
GFX_TX7P
GFX_TX7N
GFX_TX8P
GFX_TX8N
GFX_TX9P
GFX_TX9N
GFX_TX10P
GFX_TX10N
GFX_TX11P
GFX_TX11N
GFX_TX12P
GFX_TX12N
GFX_TX13P
GFX_TX13N
GFX_TX14P
GFX_TX14N
GFX_TX15P
GFX_TX15N

GFX_TX0P
GFX_TX0N
GFX_TX1P
GFX_TX1N
GFX_TX2P
GFX_TX2N
GFX_TX3P
GFX_TX3N
GFX_TX4P
GFX_TX4N
GFX_TX5P
GFX_TX5N
GFX_TX6P
GFX_TX6N
GFX_TX7P
GFX_TX7N
GFX_TX8P
GFX_TX8N
GFX_TX9P
GFX_TX9N
GFX_TX10P
GFX_TX10N
GFX_TX11P
GFX_TX11N
GFX_TX12P
GFX_TX12N
GFX_TX13P
GFX_TX13N
GFX_TX14P
GFX_TX14N
GFX_TX15P
GFX_TX15N

A5 PCIE_MTX_C_GRX_P0 C120 1 2 0.1U_0402 16V7K
B5 PCIE_MTX_C_GRX_N0 C121 1 2 0.1U_0402 16V7K
A4 PCIE_MTX_C_GRX_P1 C122 1 2 0.1U_0402 16V7K
B4 PCIE_MTX_C_GRX_N1 C123 1 2 0.1U_0402 16V7K
C3 PCIE_MTX_C_GRX_P2 C124 1 2 0.1U_0402 16V7K
B2 PCIE_MTX_C_GRX_N2 C125 1 2 0.1U_0402 16V7K
D1 PCIE_MTX_C_GRX_P3 C126 1 2 0.1U_0402 16V7K
D2 PCIE_MTX_C_GRX_N3 C127 1 2 0.1U_0402 16V7K
E2 PCIE_MTX_C_GRX_P4 C128 1 2 0.1U_0402 16V7K
E1 PCIE_MTX_C_GRX_N4 C129 1 2 0.1U_0402 16V7K
F4 PCIE_MTX_C_GRX_P5 C130 1 2 0.1U_0402 16V7K
F3 PCIE_MTX_C_GRX_N5 C131 1 2 0.1U_0402 16V7K
F1 PCIE_MTX_C_GRX_P6 C132 1 2 0.1U_0402 16V7K
F2 PCIE_MTX_C_GRX_N6 C133 1 2 0.1U_0402 16V7K
H4 PCIE_MTX_C_GRX_P7 C134 1 2 0.1U_0402 16V7K
H3 PCIE_MTX_C_GRX_N7 C135 1 2 0.1U_0402 16V7K
H1 PCIE_MTX_C_GRX_P8 C136 1 2 0.1U_0402 16V7K
H2 PCIE_MTX_C_GRX_N8 C137 1 2 0.1U_0402 16V7K
J2 PCIE_MTX_C_GRX_P9 C138 1 2 0.1U_0402 16V7K
J1 PCIE_MTX_C_GRX_N9 C139 1 2 0.1U_0402 16V7K
K4 PCIE_MTX_C_GRX_P10 C140 1 2 0.1U_0402 16V7K
K3 PCIE_MTX_C_GRX_N10 C141 1 2 0.1U_0402 16V7K
K1 PCIE_MTX_C_GRX_P11 C142 1 2 0.1U_0402 16V7K
K2 PCIE_MTX_C_GRX_N11 C143 1 2 0.1U_0402 16V7K
M4 PCIE_MTX_C_GRX_P12 C144 1 2 0.1U_0402 16V7K
M3 PCIE_MTX_C_GRX_N12 C145 1 2 0.1U_0402 16V7K
M1 PCIE_MTX_C_GRX_P13 C146 1 2 0.1U_0402 16V7K
M2 PCIE_MTX_C_GRX_N13 C147 1 2 0.1U_0402 16V7K
N2 PCIE_MTX_C_GRX_P14 C148 1 2 0.1U_0402 16V7K
N1 PCIE_MTX_C_GRX_N14 C149 1 2 0.1U_0402 16V7K
P1 PCIE_MTX_C_GRX_P15 C150 1 2 0.1U_0402 16V7K
P2 PCIE_MTX_C_GRX_N15 C151 1 2 0.1U_0402 16V7K

Polarity inversion

Polarity inversion

Polarity inversion

XAE3
XAD4
XAE2
AD3
AD1
V5
V6
V7
XU5
XU6
XU7

PCIE I/F GPP

GPP_TX0P
GPP_TX0N
GPP_TX1P
GPP_TX1N
GPP_TX2P
GPP_TX2N
GPP_TX3P
GPP_TX3N
GPP_TX4P
GPP_TX4N
GPP_TX5P
GPP_TX5N

GPP_TX0P
GPP_TX0N
GPP_TX1P
GPP_TX1N
GPP_TX2P
GPP_TX2N
GPP_TX3P
GPP_TX3N
GPP_TX4P
GPP_TX4N
GPP_TX5P
GPP_TX5N

AC1X
AC2X
AB4 PCIE_ITX_PRX_P1 C154 1 2 0.1U_0402 16V7K
AB3 PCIE_ITX_PRX_N1 C155 1 2 0.1U_0402 16V7K
AA2 PCIE_ITX_PRX_P2 C156 1 2 0.1U_0402 16V7K
AA1 PCIE_ITX_PRX_N2 C157 1 2 0.1U_0402 16V7K
Y1 PCIE_ITX_PRX_P3 C158 1 2 0.1U_0402 16V7K
Y2 PCIE_ITX_PRX_N3 C159 1 2 0.1U_0402 16V7K
Y4X
Y3X
Y1X
Y2X

New Card(delete)

CardReader

WLAN

LAN10/100

TV Tuner(delete)

H_CADOP[0..15] H_CADOP[0..15]
H_CADON[0..15] H_CADON[0..15]

H_CADIP[0..15] H_CADIP[0..15] <4>
H_CADIN[0..15] H_CADIN[0..15] <4>

AA8
Y8
AA7
Y7
AA6
Y6
W5
Y5

PCIE I/F SB

SB_RX0P
SB_RX0N
SB_RX1P
SB_RX1N
SB_RX2P
SB_RX2N
SB_RX3P
SB_RX3N

SB_RX0P
SB_RX0N
SB_RX1P
SB_RX1N
SB_RX2P
SB_RX2N
SB_RX3P
SB_RX3N

AD7 SB_TX0P_C C162 1 2 0.1U_0402 16V7K
AE7 SB_TX0N_C C163 1 2 0.1U_0402 16V7K
AE6 SB_TX1P_C C164 1 2 0.1U_0402 16V7K
AD6 SB_TX1N_C C165 1 2 0.1U_0402 16V7K
AB6 SB_TX2P_C C166 1 2 0.1U_0402 16V7K
AC6 SB_TX2N_C C168 1 2 0.1U_0402 16V7K
AD5 SB_TX3P_C C169 1 2 0.1U_0402 16V7K
AE5 SB_TX3N_C C167 1 2 0.1U_0402 16V7K
AC8 CALRP R55 1 2 1.27K 0402 1%
AB8 CALRN R56 1 2 2K 0402 1% 0 +1.1V5

RS780M_FCBGA528

Place them close to NB within 1" CALRP/N=W/S=5mil/10mil

RS780M Display Port Support (muxed on GFX)

DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1

SA000012G00(A11) S IC 216-0674001-00/RS780M_FCBGA528P_0FH
SA000012G20(A12) S IC 216-0674008-00 A12 RS780M_FCBGA_0FH
SA00002DT10(A12) S IC 215-0674024 A12 RX781_FCBGA528P_0FH

H_CADOP0 Y25
H_CADON0 Y24
H_CADOP1 Y22
H_CADON1 Y23
H_CADOP2 Y25
H_CADON2 Y24
H_CADOP3 Y24
H_CADON3 Y25
H_CADOP4 Y24
H_CADON4 Y24
H_CADOP5 Y22
H_CADON5 Y23
H_CADOP6 Y25
H_CADON6 Y24
H_CADOP7 Y24
H_CADON7 Y25
H_CADOP8 AC24
H_CADON8 AC25
H_CADOP9 AB25
H_CADON9 AB24
H_CADOP10 AA24
H_CADON10 AA25
H_CADOP11 Y22
H_CADON11 Y23
H_CADOP12 W21
H_CADON12 W20
H_CADOP13 V21
H_CADON13 V20
H_CADOP14 U21
H_CADON14 U20
H_CADOP15 U19
H_CADON15 U18

HT_RXCAD0P
HT_RXCAD0N
HT_RXCAD1P
HT_RXCAD1N
HT_RXCAD2P
HT_RXCAD2N
HT_RXCAD3P
HT_RXCAD3N
HT_RXCAD4P
HT_RXCAD4N
HT_RXCAD5P
HT_RXCAD5N
HT_RXCAD6P
HT_RXCAD6N
HT_RXCAD7P
HT_RXCAD7N
HT_RXCAD8P
HT_RXCAD8N
HT_RXCAD9P
HT_RXCAD9N
HT_RXCAD10P
HT_RXCAD10N
HT_RXCAD11P
HT_RXCAD11N
HT_RXCAD12P
HT_RXCAD12N
HT_RXCAD13P
HT_RXCAD13N
HT_RXCAD14P
HT_RXCAD14N
HT_RXCAD15P
HT_RXCAD15N

HT_TXCAD0P
HT_TXCAD0N
HT_TXCAD1P
HT_TXCAD1N
HT_TXCAD2P
HT_TXCAD2N
HT_TXCAD3P
HT_TXCAD3N
HT_TXCAD4P
HT_TXCAD4N
HT_TXCAD5P
HT_TXCAD5N
HT_TXCAD6P
HT_TXCAD6N
HT_TXCAD7P
HT_TXCAD7N
HT_TXCAD8P
HT_TXCAD8N
HT_TXCAD9P
HT_TXCAD9N
HT_TXCAD10P
HT_TXCAD10N
HT_TXCAD11P
HT_TXCAD11N
HT_TXCAD12P
HT_TXCAD12N
HT_TXCAD13P
HT_TXCAD13N
HT_TXCAD14P
HT_TXCAD14N
HT_TXCAD15P
HT_TXCAD15N

D24 H_CADIP0
D25 H_CADIN0
E24 H_CADIP1
E25 H_CADIN1
F24 H_CADIP2
F25 H_CADIN2
F23 H_CADIP3
F22 H_CADIN3
H23 H_CADIP4
H22 H_CADIN4
J25 H_CADIP5
J24 H_CADIN5
K25 H_CADIP6
K24 H_CADIN6
K23 H_CADIP7
K22 H_CADIN7
F21 H_CADIP8
G21 H_CADIN8
G20 H_CADIP9
H21 H_CADIN9
J20 H_CADIP10
J21 H_CADIN10
J19 H_CADIP11
K17 H_CADIN11
L19 H_CADIP12
L18 H_CADIN12
M19 H_CADIP13
L18 H_CADIN13
M21 H_CADIP14
P21 H_CADIN14
P18 H_CADIP15
M18 H_CADIN15

HYPER TRANSPORT CPU I/F

H_CLKOP0 T22
H_CLKON0 T23
H_CLKOP1 AB23
H_CLKON1 AA22
H_CTLOP0 M22
H_CTLOP1 M23
H_CTLOP2 R21
H_CTLOP3 R20
H_CTLOP4 U21
H_CTLOP5 U20
H_CTLOP6 U19
H_CTLOP7 U18

HT_RXCLK0P
HT_RXCLK0N
HT_RXCLK1P
HT_RXCLK1N
HT_RXCLK2P
HT_RXCLK2N
HT_RXCLK3P
HT_RXCLK3N
HT_RXCLK4P
HT_RXCLK4N
HT_RXCLK5P
HT_RXCLK5N
HT_RXCLK6P
HT_RXCLK6N
HT_RXCLK7P
HT_RXCLK7N





H_CADIP0 <4>
H_CADIN0 <4>
H_CADIP1 <4>
H_CADIN1 <4>
H_CADIP2 <4>
H_CADIN2 <4>
H_CADIP3 <4>
H_CADIN3 <4>
H_CADIP4 <4>
H_CADIN4 <4>
H_CADIP5 <4>
H_CADIN5 <4>
H_CADIP6 <4>
H_CADIN6 <4>
H_CADIP7 <4>
H_CADIN7 <4>
H_CADIP8 <4>
H_CADIN8 <4>
H_CADIP9 <4>
H_CADIN9 <4>
H_CADIP10 <4>
H_CADIN10 <4>
H_CADIP11 <4>
H_CADIN11 <4>
H_CADIP12 <4>
H_CADIN12 <4>
H_CADIP13 <4>
H_CADIN13 <4>
H_CADIP14 <4>
H_CADIN14 <4>
H_CADIP15 <4>
H_CADIN15 <4>

301 0402 1% 1 R57 2 RXCALRP C23
RXCALRN A24


Place them close to NB within 1" RXCALRP/N=W/S=5mil/10mil

RS780M_FCBGA528


Place them close to NB within 1" TXCALRP/N=W/S=5mil/10mil




flash issue check IALAA



Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	200810/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 401568
				Date: Friday, February 13, 2009	Rev F
				Sheet 11 of 54	




Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	200810/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 401568
				Date: Friday, February 13, 2009	Rev F
				Sheet 12	of 54




DFT_GPIO5:STRAP_DEBUG_BUS_GPIO_ENABLEb

Enables the Test Debug Bus using GPIO.
1 : Disable (RS740) Enable (RX780, RS780)
0 : Enable (Rs740) Disable (RX780, RS780)
PIN: RS740-->RS780_AUX_CAL; RX780-->NB_TV_C; RS780--> VSYNC#



DFT_GPIO1: LOAD_EEPROM_STRAPS

Selects Loading of STRAPS from EPROM
1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
RS740/RX780: DFT_GPIO1 RS780:SUS_STAT



DFT_GPIO0: STRAP_DEBUG_BUS_PCIE_ENABLEb

RX780: Enables the Test Debug Bus using PCIE bus
1 : Disable (Can still be enabled using nbcfg register access)
0 : Enable
RS740/RS780: Enables Side port memory (RS780 use HSYNC#)
1. Disable (RS740/RS780)
0 : Enable (RS740/RS780)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/10/11	Deciphered Date	200810/11	Title	SCHEMATIC MB A4112	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	401568	F
				Date:	Friday, February 13, 2009	Sheet 14 of 54

<10> PCIE GTX_C_MRX_P[0..15] PCIE GTX_C_MRX_P[0..15]
<10> PCIE GTX_C_MRX_N[0..15] PCIE GTX_C_MRX_N[0..15]
<10> PCIE MTX_C_GRX_P[0..15] PCIE MTX_C_GRX_P[0..15]
<10> PCIE MTX_C_GRX_N[0..15] PCIE MTX_C_GRX_N[0..15]


PCIE LANE REVERSAL



PCIE LANE REVERSAL

Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					401568
				Date:	Friday, February 13, 2009
				Sheet	15 of 54
				Rev	F

+1.8VS 111 0402 6 3V47



<20> MDA[63..32] MDA[63..32]
<19> MDA[31..0] MDA[31..0]

USC

Part 3 of 6

MEMORY INTERFACE

MDA0 E29
MDA1 E30
MDA2 E31
MDA3 D31
MDA4 C29
MDA5 B29
MDA6 B30
MDA7 A29
MDA8 E28
MDA9 D26
MDA10 E25
MDA11 D25
MDA12 G23
MDA13 G21
MDA14 E21
MDA15 D21
MDA16 C28
MDA17 B28
MDA18 B27
MDA19 A27
MDA20 C25
MDA21 A25
MDA22 C24
MDA23 B24
MDA24 C23
MDA25 B23
MDA26 A23
MDA27 B22
MDA28 C20
MDA29 B20
MDA30 A20
MDA31 C19
MDA32 C8
MDA33 C7
MDA34 B7
MDA35 A7
MDA36 A5
MDA37 C4
MDA38 B4
MDA39 A3
MDA40 G9
MDA41 E9
MDA42 D9
MDA43 G7
MDA44 G5
MDA45 F5
MDA46 G4
MDA47 F4
MDA48 B3
MDA49 B2
MDA50 C2
MDA51 C1
MDA52 E3
MDA53 F3
MDA54 F2
MDA55 E1
MDA56 G2
MDA57 G1
MDA58 J3
MDA59 J2
MDA60 K2
MDA61 L3
MDA62 L2
MDA63 L1

MA_0
MA_1
MA_2
MA_3
MA_4
MA_5
MA_6
MA_7
MA_8
MA_9
MA_10
MA_11
MA_BA0
MA_BA1
MA_A12
MA_BA2

MAA0
MAA1
MAA2
MAA3
MAA4
MAA5
MAA6
MAA7
MAA8
MAA9
MAA10
MAA11
BA0
BA1
MAA12
BA2

MAA[12..0] MA[12..0] <19,20>
BA[2..0] BA[2..0] <19,20>

DQMA0
DQMA1
DQMA2
DQMA3
DQMA4
DQMA5
DQMA6
DQMA7

DQMA#0
DQMA#1
DQMA#2
DQMA#3
DQMA#4
DQMA#5
DQMA#6
DQMA#7

DQMA#3..0] <19>

DQMA#7..4] <20>

QSA0
QSA1
QSA2
QSA3
QSA4
QSA5
QSA6
QSA7

QSA#0
QSA#1
QSA#2
QSA#3
QSA#4
QSA#5
QSA#6
QSA#7

QSA#3..0] <19>

QSA#7..4] <20>

QSA#3..0] <19>

QSA#7..4] <20>

QSA#0
QSA#1
QSA#2
QSA#3
QSA#4
QSA#5
QSA#6
QSA#7

QSA#0
QSA#1
QSA#2
QSA#3
QSA#4
QSA#5
QSA#6
QSA#7

QSA#0
QSA#1
QSA#2
QSA#3
QSA#4
QSA#5
QSA#6
QSA#7

ODTA0
ODTA1
CLKA0
CLKA1
CLKA0#
CLKA1#

ODTA0
ODTA1
CLKA0
CLKA1
CLKA0#
CLKA1#

ODTA0
ODTA1
CLKA0
CLKA1
CLKA0#
CLKA1#

RASA0
RASA1
CASA0
CASA1
CSA0#
CSA1#

RASA0
RASA1
CASA0
CASA1
CSA0#
CSA1#

RASA0
RASA1
CASA0
CASA1
CSA0#
CSA1#

CKEA0
CKEA1
WEA0
WEA1

CKEA0
CKEA1
WEA0
WEA1

CKEA0
CKEA1
WEA0
WEA1

TEST_MCLK
TEST_YCLK
MEMTEST

TEST_MCLK
TEST_YCLK
MEMTEST

TEST_MCLK
TEST_YCLK
MEMTEST

DRAM_RST

DRAM_RST

DRAM_RST

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

F30
F31
L5
L7
J7

F30
F31
L5
L7
J7

F30
F31
L5
L7
J7

MVREFD
MVREFS

MVREFD
MVREFS

MVREFD
MVREFS

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632


216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632

216-0707/001-00/M82-S_BGA632


216-0707/001-00/M82-S_BGA632





Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				401568	Rev F
				Date: Friday, February 13, 2009	Sheet 18 of 54

Compal Electronics, Inc.



SCHEMATIC MB A4112





SA00002A600(QIMONDA) S IC D2 32M16/500 HYB18T512161B2F-20 84P
SA00002AJ10(SAMSUNG) IC D2 32M16/500 K4N51163QG-HC20 FBGA84






SA00002A600(QIMONDA) S IC D2 32M16/500 HYB18T512161B2F-20 84P
SA00002AJ10(SAMSUNG) IC D2 32M16/500 K4N51163QG-HC20 FBGA84






- <17,19> BA[2..0] → BA[2..0]
- <17,19> DQMA#[7..0] → DQMA#[7..0]
- <17,19> MAA[12..0] → MAA[12..0]
- <17,19> QSA#[7..0] → QSA#[7..0]
- <17,19> QSA[7..0] → QSA[7..0]
- <17,19> MDA[63..0] → MDA[63..0]
- <17> ODTA1 → ODTA1
- <17> CKEA1 → CKEA1
- <17> RASA#1 → RASA#1
- <17> CASA#1 → CASA#1
- <17> WEA#1 → WEA#1
- <17> CSA1# → CSA1#






GPI02	GPI03	GPI05	GPI06	DVALID	H2SYNC	V2SYNC
-------	-------	-------	-------	--------	--------	--------

GENERICC GPIO21_BB_EN GPIO_28_TDO



CRT CONNECTOR



Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401568
				Date:	Friday, February 13, 2009
				Sheet	23 of 54
				Rev	F

SCHEMATIC MB A4112

WebCam+Digital Mic

WebCam+Digital Mic



The diagram illustrates the wiring for a USB camera module with a digital microphone. It is divided into two main sections: the top section for the main board connection and the bottom section for the camera module connection.

Top Section (Main Board Connection):


- USB Cables:** Two USB cables are shown, labeled **USB20P5** and **USB20N5**.
- Microphone:** A digital microphone is connected to the main board via **DMICCLK** and **DMICDAT** lines.
- Camera Module:** The camera module is connected to the main board via **JP7** and **CONN@**.
- Power:** A **10U_0805_10V4Z** capacitor is connected to the **+USB_CAMO** line and ground.





Bottom Section (Camera Module Connection):

- USB Cables:** Two USB cables are shown, labeled **USB20P5** and **USB20N5**.
- Camera Module:** The camera module is connected to the main board via **PRTR5V0U2X_SOT143-4** and **Close to JP7**.
- Power:** A **10U_0805_10V4Z** capacitor is connected to the **+USB_CAMO** line and ground.




Close to JLVDS







COMMON MODE CHOCK is SM070000K00 KING_WCM-2012-900T_4P



MP:Update D10 to meet HDMI.




HDMI Connector



9/20 DC020709040

Security Classification	Compal Secret Data			Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401568
				Date	Friday, February 13, 2009
				Sheet	25 of 54
				Rev	F
				SCHEMATIC MB A4112	



Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	401568
				Date:	Friday, February 13, 2009
				Sheet	28 of 54


Compal Electronics, Inc.
SCHEMATIC MB A4112

Rev
F

REQUIRED STRAPS

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK


	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	AZ_RST_CD#	LPC_CLK1	RTC_CLK	LPC_CLK0	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	INTERNAL RTC DEFAULT	EC ENABLED		Internal pull up H,H = Reserved H,L = SPI ROM
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT		L,H = LPC ROM (Default) L,L = FWH ROM



DEBUG STRAPS


SB700 HAS 15K INTERNAL PU FOR PCI_AD[28:23]

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	




Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A4112	
				Size	Document Number
				Custom	401568
Date:	Friday, February 13, 2009	Sheet	30	of	54

HDD Connector




Multi-Bay Connector-option(deltet)





CD-ROM Connector








Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401568
				Date:	Friday, February 13, 2009
				Sheet	31 of 54
				Rev	F
				SCHEMATIC MB A4112	



Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401568
				Date:	Friday, February 13, 2009
				Sheet	33 of 54
				Rev	F






Card Reader Connector



Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				401568	Rev F
Date: Friday, February 13, 2009				Sheet	34 of 54

Compal Electronics, Inc.
SCHEMATIC MB A4112


CODEC POWER








SENSE A		SENSE B	
Port	Resistor	Port	Resistor
A	39.2K	E	39.2K
B	20K	F	20K
C	10K	G	10K
D	5.11K	H	5.11K

Use an 80mil to connection or place a 1206 resistor under CODEC with double vias.


Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATIC MB A4112	
Issued Date	2007/10/11	Deciphered Date	200810/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 401568
				Date:	Friday, February 13, 2009
				Sheet	35 of 54
				Rev	F




GAIN0	GAIN1	Av(inv)
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB





ACCELEROMETER




Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	200810/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401568
				Date:	Friday, February 13, 2009
				Sheet	37 of 54
				Rev	F




SPI Flash (8Mb*1)





LPC Debug Port



LPC Debug Port



Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401568
				Date:	Friday, February 13, 2009
				Sheet	39 of 54
				Rev	F





Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHEMATIC MB A4112	
Issued Date	2007/10/11	Deciphered Date	200810/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401568
				Date:	Friday, February 13, 2009
				Sheet	40 of 54
				Rev	F

for debug only


ON/OFF Button Connector(delete) TP ON/OFF




MDC 1.5 Conn.




M/B TO TP/B




SWITCH BOARD.




HDD LED




TouchPAD ON/OFF LED



Reed switch BOARD.




Battery Charge LED




White LED: VF=3V, IF = 10mA, Res = 200 ohm
Amber LED: VF=1.8V, IF = 8mA, Res = 390 ohm


CAPS LOCK LED



POWER LED



WLAN and BT LED inform pin to KBC




Security Classification		Compal Secret Data		Title	
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	401568
				Date:	Friday, February 13, 2009
				Sheet	41 of 54

Compal Electronics, Inc.

SCHEMATIC MB A4112


Rev F

H47, H48 -Stand off of MODEM on BOT Side




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/10/11	Deciphered Date	200810/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A4112		
				Size	Document Number	Rev
				Custom	401568	F
				Date:	Friday, February 13, 2009	Sheet 42 of 54


+5VALW TO +5VS




+3VALW TO +3VS




+1.8V TO +1.8VS




+1.2VALW TO +1.2V_HT



+3VALW TO +3V




+1.2VALW TO +1.2V





Reserve until Si-1 stage after SB
USB PHY power saving report


DIM LED





Discharge circuit




Change to +3VL(same as EC)
to avoid leakage




Security Classification		Compal Secret Data		Title		
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	401568	F
				Date:	Friday, February 13, 2009	Sheet 43 of 54




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/08/02	Deciphered Date	2008/10/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A4112	
				Size	Document Number
				Cust	401568
				Date:	Friday, February 13, 2009
				Sheet	44 of 54



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2007/08/02		Deciphered Date		200810/11		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATIC MB A4112					
						Size		Document Number		Rev	
						Custom		401568		F	
Date:						Friday, February 13, 2009		Sheet 46 of 54			







(8A,320mils ,Via NO.=16)




(4A,160mils ,Via NO.=8)



Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	200810/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 401568
				Date: Friday, February 13, 2009	Rev F
				Sheet 48 of 54	



Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2007/08/02	Deciphered Date	200810/11		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATIC MB A4112				
						Size	Document Number		Rev	F
						Custom	401568			
						Date:	Friday, February 13, 2009		Sheet	49 of 54



Version Change List (P. I. R. List) for Power Circuit

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	46	3.3VALWP/5VALWP	12/31	Compal	PWR request	Add PU302, control signal changed to ACOFF	
2	51	VGA_COREP	12/31	Compal	PWR request	Connect the PR715 and PC714 to PQ703 pin1	
3	51	VGA_COREP	12/31	Compal	EMI request	Change PC705 to 2220pF	
4	50	CPU_CORE	12/31	Compal	EMI request	Add PC238, PC239, PC240, PC248	
5	50	CPU_CORE	12/31	Compal	Vendor request	Change PR221 and PR231 to 16.6K_ohm Change PR217 and PR233 to 4.02K_ohm Change PR223 to 17.8K_ohm Change PR224 to 100K_ohm	
6	45	Charger	12/31	Compal	EMI request	add PC128	
7	45	Charger	01/04	Compal	PWR request	Change PQ102 to FDS6675BZ	
8	50	CPU_CORE	01/04	Compal	PWR request	Change PQ204, PQ205, PQ207, PQ208 to FDS6676AS Add PQ209 and PQ234 to fix CPU core voltage.	
9	44	DC Connector /CPU_OTP	01/09	Compal	AC LED change to KBC control	AC_LED connect to KBC pin 97	
10	51	VGA_COREP	02/27	Compal	Change VGA low voltage to 0.95V	Change PR712 to 49.9K_ohm and PR711 to 37.4K_ohm	
11	46	3.3VALWP/5VALWP	02/27	Compal	Change OTC shun down pin.	Change OTC shun down pin to PU301 pin13.	
12	50	CPU_CORE	03/03	Compal	EMI request	Add PC249, PC250	
13	45	Charger	03/03	Compal	EMI request	Add PC129	
14	50	CPU_CORE	03/03	Compal	HW request	Add H_PWRGD	
15	44	DC Connector /CPU_OTP	04/02	Compal	AC LED issue	Chaange AC_LED# pull high to +3VLP	
16	50	CPU_CORE	04/24	Compal	acoustic noise	Add PC251	
17	44	DC Connector /CPU_OTP	04/24	Compal	HW CPU thermal protection change to 95 +-3 degree C	Chaange PR12 to 2.21K_ohm	

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	401568	F
				Date:	Friday, February 13, 2009	Sheet 52 of 54

LA-4112P Rev0.2 -> 0.3 Product Improvement Record (P.I.R.)

Circuit change list:

1. Un-Stuff C18, Q127, Q129, R175, R814, C939 and change SMBus 2 -> SMBus 1. (Page 6)-* Follow 17" AMD circuit change.
2. Add signal H_PWRGD_CPU to option CPU core chip`s PWR OK. (Page 6)-* Follow AMD recommand power up sequence change.
3. Change signal name ENTRIP2 to EN0. (Page 6)-* For power team chagne request.
4. Un-Stuff C54. (Page 7)-* Follow 17" AMD circuit change.
5. AVDD1, AVDD2, AVDDI, AVDDQ, .PLVDD, PLVDD18, VDDLTP18, VDDLTP18_1, VDDLTP18_2 directly conecct to GND. (Page11)-* For RX781 change recommand.
6. VDD18_MEM1, VDD18_MEM_2 directly conecct to GND. (Page 13)-* For RX781 change recommand.
7. Change Bead L16, L22 to 0 ohm and Delete L20, L21 than use jumper to link the power. (Page 13)-* Follow 17" AMD circuit change.
8. Change R101, R102 3K -> 1K ohm. (Page 14)-* ATI recommand.
9. Add VGA_PWN to Panel. (Page 16/24)-* For panel power saving request.
10. Un-stuff R1101. (Page 21)-* For PCI-E EA request.
11. Add signal CLK_14M_SIO. (Page 22)-* For debug port request.
12. Stuff C447. (Page 23)-* EMI/ESD recommand.
13. Add +5VS power for webcam`s LDO power option. (Page 24)-* Follow 17" AMD circuit change.
14. Change C863 0.047U -> 1000p. (Page 24)-* Fix panel power down waveform bounce.
15. Change Bead L61, L61 to 0 ohm. (Page 29)-* Follow 17" AMD circuit change.
16. Un-stuff R1148, C1271. (Page 32)-* Follow 17" AMD circuit change.
17. Modify JRJ45 layout footprint. (Page 32)-* For DFX request.
18. Add D58 ESD diode. (Page 32)-* EMI/ESD recommand.
19. Stuff R1043, Un-stuff R1042 (Page 33)-* Follow 17" AMD circuit change.
20. Add R399, R400 and un-stuff R122, R1051, Q53. (Page 34)-* Follow project common design.
21. Add C259, C260, C261 and stuff C746, C747, C748 and change C760, C761, C762, C763 100p -> 330p. (Page 35/36)-* EMI/ESD recommand.
22. Signal INTMIC_DET directly connect to AGND and Delete Q160, Q151, R951. (Page 35/36)-* OPP dont need the detect circuit.
23. Add C258. (Page 38)-* EMI/ESD recommand.
24. ME change JP32 and change Q24`s power +3VALW -> +3VS. (Page 38)-* Follow 17" AMD circuit change.
25. Add LPC debug port. (Page 39)-* For debug request.
26. Add D57, R397. (Page 40)-* Fix AC-IN chip power rail different issue.
27. Delete Q34, R645. (Page 41)-* Follow 17" AMD circuit change.
28. Add C262, C263. (Page 41)-* For Small/B design change.
29. Chagne C1175 type B2 ->Y. (Page 18)-* For fixed ME issue.
30. Add C264. (Page 22)-* For IDT request.
31. Add L85, L86, L87, L88. (Page 22)-* For EMI/ESD recommand.

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/10/11	Deciphered Date	2008/10/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A4112		
				Size	Document Number	Rev
				Date:	Friday, February 13, 2009	Sheet 53 of 54

LA-4112P Rev0.3 -> 1.0 Product Improvement Record (P.I.R.)

Circuit change list:

- 1. Reserve R59, R60, R61. (Page 6)-* AMD suggest to reserve the pull high/down resistor of these test pin.
- 2. Add C477 0.1UF. (Page 23)-* For EMI recommand.
- 3. Change R906 from 0 ohm to 1k ohm. (Page 36)-* For reduce MIC background noise issue.
- 4. Change SMB DA1/CK1 pull high power rail from +3VALW to +3VL. (Page 40)-* EC recommand & follow Riply change list.
- 5. Add C819 0.1UF & D31 ESD diode. (Page 41)-* For EMI recommand.
- 6. Add R414 & R415 0 ohm. (Page 43)-* no support DIM function.
- 8. Add R140 & R234 750k ohm. (Page 43)-* Solve Rds on issue.

CONFIDENTIAL

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/10/11	Deciphered Date	200810/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A4112		
				Size	Document Number	Rev
				Date:	Friday, February 13, 2009	Sheet