


Volvi2 Block Diagram

Project code: 91.4X101.001
PCB P/N : 48.4X101.011
REVISION : 07220-1

-1-0703



REVISION:07570-1

RTM

ICH8M Functional Strap Definitions

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h)
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIE config2 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desttop and mobile.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#/ SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM's when sampled high
LAN100_SLP	Integrated VccLAN1_05 and VccCL1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccLAN1_05 and VccCL1_05 VRM's when sampled high
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	This signal has a weak internal pull-up. Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be used in manufacturing environments.

ICH8M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

PCIE Routing

LANE1	LAN Marvell
LANE2	MiniCard WLAN
LANE3	NewCard WLAN

USB Table

USB	
Pair	Device
0	USB1
1	NC
2	USB2
3	NC
4	USB3
5	NC
6	NC
7	MINICARD
8	CCD
9	NEW1

ICH8M Integrated Pull-up and Pull-down Resistors

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K ?
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 10K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K ?
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	PULL-UP 13K

History

2007/05/02
1 Based on Tahoe to modify schematics.
=====

2007/05/14
1. Page 34: Replace "D25" with "BAS16-1-GP".
2. Page 27: Replace "R485" with "2K7R2j".
3. Page 27: DY: C379"
4. Page 27: Add "C682" Dlu capacitor on "LID1.PIN1"
5. Page 27: Replace "R238" with "OR2".
6. Page 25: Replace "INTMIC1" & "SPKR1" with main source follow connector list.
7. Page 5: Add C115, C116, C141, C149, C169, C171 for Colay with TC25.
8. Page 10: Replace "L20" with "68.00217.141".
9. Page 10: Replace "L10" & "L23" with "68.00217.101"
=====


Crestline Strapping Signals and Configuration

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG[8:6]	Reserved	
	Low Power PCI Express	0 = Normal mode 1 = Low Power mode (Default)
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes, 15->0, 14->1 ect.. 1 = Normal operation(Default): Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal operation (Default): lane Numbered in order 1 =Reverse Lane, 4->0, 3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCRTL _DATA	SDVO Present	0 = No SDVO Card present (Default) 1= SDVO Card present

NOTE: All strap signals are sampled with respect to the leading edge of the Crestline GMCH PWORK in signal.

RTM

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Reference		
Size A3	Document Number Volvi2	Rev -1
Date: Thursday, July 05, 2007 Sheet 2 of 36		



ICS9LPR502HGLFT-GP setting table

PIN NAME	DESCRIPTION
PCIO/CR#_A	Byte 5, bit 7 0 = PCIO enabled (default) 1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI4/SRC5_EN	0 = Pin29 as CPU_STOP#, pin 30 as PCI_STOP#. 1 = Pins29,30 as SRC-5 differential pair.
PCI_F5/ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#

RTM875T-605 setting table

PIN NAME	DESCRIPTION
PCIO/CR#_A	Byte 5, bit 7 0 = PCIO enabled (default) 1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3/SRC-5_EN	0 = Pin29 as CPU_STOP#, pin 30 as PCI_STOP#. 1 = Pins29,30 as SRC-5 differential pair.
PCI4/27M_SEL	0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96# 1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#
PCI_F5/ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#

SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	X
0	1	1	166M	667M
0	1	0	200M	800M


RTM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator**


Size: Document Number **Volvi2** Rev: -1

Date: Thursday, July 05, 2007 Sheet 3 of 36




H_SWING routing Trace width and Spacing use 10 / 20 mil


H_SWING Resistors and Capacitors close MCH 500 mil (MAX)



H_SCOMP and H_SCOMP# Resistors and Capacitors close MCH 500 mil (MAX)





H_RCOMP routing Trace width and Spacing use 10 / 20 mil




Place them near to the chip (< 0.5")

H_REF Decoupling Crestline close Crestline 100 mil









RTM


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.



1D05V_S0











REVERSE TYPE

DDR2-200P-23-GP-U1
62.10017.A71
2nd source: 62.10017.B51
High 9.2mm





緯創資通

Wistron Corporation



21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DDR2 Socket		
Size	Document Number		Rev		SA
Date: Thursday, July 05, 2007			Sheet 12 of 36		




Decoupling Capacitor



LED




Buttons



Layout Note:
Place these resistors
close to the CRT-out
connector


Ferrite bead impedance: 10 ohm@100MHz




Layout Note:

** Must be a ground return path between this ground and the ground on the VGA connector.*


Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.





CRT I/F & CONNECTOR




Hsync & Vsync level shift



TV CONN



DDC_CLK & DATA level shift



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT/TV Connector

Size


Document Number


Volvi2

Date: Thursday, July 05, 2007



Sheet 15 of 36

Rev











Q12 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance

SMBUS

[illegible][illegible]

21.D0214.115
2nd source: 20.F1035.015

16,24 ACZ_SDATOAUT >>>

16,24 ACZ_SYNC >>>

16 ACZ_SDATAI1 >>>

16,24 ACZ_RST# >>>

R365 39K2J-1-GP

C529 SC22P50V2JN-4GP

DY

NP1

13

1

3

5

7

9

11

18

NP2

MDC1

14

15

2

4

6

8

10

12

16

17

AMP-CONN12A-2GP 20.F0757.012

20.F1101.012

2nd source: 20.F1101.012

R367 0R0603-PAD

3D3V_S5

3D3V_S5




R368 100K2J-1-GP


C534 SC47U0V05Z-3-GP

EC103 SC22P50V2JN-4GP

<<< ACZ_BTCLK_MDC 16


Reserve the symbol
for bottom side
connector





POWER GENERATE

Layout
20 mil






2nd: 74.00923.C3F
(G923-475T1UF)

RTM


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
AZALIA CODEC - ALC268		
Size	Document Number	Rev
	Volvi2	SA
Date: Thursday, July 05, 2007		
Sheet 24 of 36		


AUDIO OP AMPLIFIER




Audio Connector



Internal Microphone




Internal Speaker





8M Bits






-1_0628




17	PCE
17	PCE



KCOL16	EC59	1	SC220P50V2JN-3GP
KCOL16	EC45	1	SC220P50V2JN-3GP
KCOL14	EC58	1	SC220P50V2JN-3GP
KCOL13	EC44	1	SC220P50V2JN-3GP
KCOL18	EC60	1	SC220P50V2JN-3GP
KCOL8	EC55	1	SC220P50V2JN-3GP
KCOL7	EC41	1	SC220P50V2JN-3GP
KCOL6	EC54	1	SC220P50V2JN-3GP
KCOL5	EC40	1	SC220P50V2JN-3GP
KCOL4	EC53	1	SC220P50V2JN-3GP
KCOL3	EC39	1	SC220P50V2JN-3GP
KCOL2	EC52	1	SC220P50V2JN-3GP
KCOL1	EC38	1	SC220P50V2JN-3GP





1 25



CHECK KB SPEC. AND PIN DEFINE

2nd source: 62.40009.431




RTM

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **Buttons / KB / Touchpad / BIOS**

Size	Document Number	Rev
	Volvi2	-1
Date:	Thursday, July 05, 2007	Sheet 27 of 36


Aux Power 3D3V_AUX_S5




Run Power




CPU_CORE
MAX8770



TPS51124
1D8V/1D05V




0D9V_S0




TPS51100

1D25V_S0




APL5913

MAX8744
5V/3D3V




1D5V_S0



APL5915

Charger MAX8731





RTM




Title		
Power Block Diagram		
Size	Document Number	Rev
A3		SA
Date: Thursday, July 05, 2007		
Sheet 29 of 36		

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.











RTM

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title 0D9V/1D25V/1D5V		
Size A3	Document Number Volvi2	Rev SB
Date: Thursday, July 05, 2007	Sheet 33 of 36	

Adaptor in to generate DCBATOUT



RTM

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size

Document Number

Volvi2

Date: Thursday, July 05, 2007

Sheet 35 of 36

ev



FAN CONN



USB ZIF CONN

25	SPKR_R+1 <<< <u>SPKR_R+1</u>	TP150 TPAD30	KCOL1	TP116 TPAD30	22	TIP_C <<< <u>RING_C</u>	TP173 TPAD30
			KCOL2	TP117 TPAD30			
25	SPKR_L+1 <<< <u>SPKR_L+1</u>	TP151 TPAD30	KCOL3	TP118 TPAD30			
				TP119 TPAD30			

Test Point


24,25 MIC_JD# <<< MIC_JD# TP152 TPAD30

KCOL5 TPAD30
KCOL6 TPAD30
KCOL5 TPAD30
KCOL6 TPAD30


Touch Pad CONN



Internal Microphone




STAND OFF ON BOTTOM



20 FAN1_VCC <<< FAN1_VCC TP172 TPAD30
20 FAN1_FG1 <<< FAN1_FG1 TP100 TPAD30

20 FAN1_VCC <<< FAN1_VCC TP172 TPAD30
20 FAN1_FG1 <<< FAN1_FG1 TP100 TPAD30



17,21 USBPN2 <<< USBPN2 TP104 TPAD30

17,21 USBPP2 <<< USBPP2 TP105 TPAD30

Internal Speaker

26,27 KROW[1..8] <<< KROW[1..8]

26,27 KCOL[1..18] <<< KCOL[1..18]

TP125 TPAD30

TP126 TPAD30

TP127 TPAD30

TP128 TPAD30

TP129 TPAD30

27 TP_DATA

27 TP_CLK

27 TP_RIGHT

TP_DATA

TP_CLK

TP_RIGHT


TP_SCROLL_RIGHT

TP142 TPAD30

TP143 TPAD30

TP144 TPAD30

TP145 TPAD30



20 FAN1_VCC <<< FAN1_VCC TP172 TPAD30
20 FAN1_FG1 <<< FAN1_FG1 TP100 TPAD30

20,26,28 PURE_HW_SHUTDOWN<<< PURE_HW_SHUTDOWN TP101 TPAD30



Diagram showing the USB ZIF CONN Test Point. It includes a table of pin connections:

Pin	Signal	Direction	Internal Pin	Internal Label
25	SPKR_L+1	<<<	TP151	TPAD30
24,25	MIC_JD#	<<<	TP152	TPAD30

Additional labels on the right side of the diagram include: KCOL3, KCOL4, KCOL5, KCOL6, TP118 TPAD30, TP119 TPAD30, TP120 TPAD30, and TP121 TPAD30.

5V_S5 TP176 TPAD30 24,25 AUD_MICIN_R<<< AUD_MICIN_R TP153 TPAD30

KCOL7 TP122 TPAD30
KCOL8 TP123 TPAD30

Test Point near TPAD1



17,21 USB_OC# << << USB_OC# TP109 TPAD30

21,26 USB_PWR_EN# << << USB_PWR_EN# TP109 TPAD30

25 SPKR_L << << SPKR_L- TP114 TPAD30


25 SPKR_R << << SPKR_R- TP114 TPAD30

KROW2 TP135 TPAD30

KROW3 TP136 TPAD30

KROW4 TP137 TPAD30

Check test point



CPU & NB **Mini Card** **MDC**

