


Project code: 91.4H001.001
PCB P/N : 55.4H001.XXX
REVISION : 06237-2(GCE, Hannstar)



ICH8M Functional Strap Definitions

ICH8-M EDS 21762 2.0V1 page 16

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h)
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIE config2 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desttop and mobile.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#/ SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM's when sampled high
LAN100_SLP	Integrated VccLAN1_05 and VccCL1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccLAN1_05 and VccCL1_05 VRM's when sampled high
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	This signal has a weak internal pull-up. Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be used in manufacturing environments.

ICH8M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

PCI Routing

page 17

	IDSEL	INT	REQ	GNT
TI7412	AD22	G:CARDBUS B:1394 F:Flash Media G:SD Host	0	0

PCIE Routing

LANE1	LAN BCM5787M
LANE2	MiniCard WLAN
LANE3	NewCard WLAN

USB Table

USB	
Pair	Device
0	USB1
1	USB2
2	USB3
3	USB4
4	MINIC1
5	BT
6	CCD
7	Finger
8	NEW
9	NC

ICH8M Integrated Pull-up and Pull-down Resistors

ICH8-M EDS 21762 2.0V1

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K (?)
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 10K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K (?)
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	PULL-UP 13K

History

2007/02/16
1. Page 33: Add SIO 87381 for FIR Issue.
2. Page 31, change KBC from 8768L to 8763L.
3. Page 33, del U33(LPC golden Finger).
4. Page 24/32, change ERC1/ERC2 due to 77.61021.02L is Obsoleted Part !
5. Page 37, del TC22/TC19.
6. Page 38, del TC1/TC4.
=====

2007/02/09
1. Page 14:Modify "Q14" "BTBTN1" "WLBTN1" symbol.
2. Page 36, 37, 38: Replace 0ohm with 0ohm pad.
=====

2007/02/08a
1. Page 14:Modify R428 to"FRONT_PWRLED#_1"and RN58 pin7 to"STBY_LED#_2"due to LED brightness issue.
2. Page 38:Replace "TC26" with "77.C1561.01L".
=====

2007/02/08
1. Page 10:Replace "R244" with "0603-PAD".
2. Page 36:Replace open power gap with close power gap.
3. Page 38:Add capacitor "TC26" for acoustic noise
=====

Crestline Strapping Signals and Configuration


Crestline EDS 20954 1.0
page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG[8:6]	Reserved	
	Low Power PCI Express	0 = Normal mode 1 = Low Power mode (Default)
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCRTL _DATA	SDVO Present	0 = No SDVO Card present (Default) 1= SDVO Card present

NOTE: All strap signals are sampled with respect to the leading
edge of the Crestline GMCH PWORK in signal.

55.4H001.S03G

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reference			
Size A3	Document Number		Rev -2
Biwa			
Date: Thursday, March 01, 2007		Sheet 2	of 42



ICS9LPR502HGLFT-GP setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI4/SRC5_EN	0 = Pin29 as CPU_STOP#, pin 30 as PCI_STOP#. 1 = Pins29,30 as SRC-5 differential pair.
PCI_F5/ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#

RTM875T-605 setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3/SRC-5_EN	0 = Pin29 as CPU_STOP#, pin 30 as PCI_STOP#. 1 = Pins29,30 as SRC-5 differential pair.
PCI4/27M_SEL	0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96# 1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#
PCI_F5/ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#

SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	X
0	1	1	166M	667M
0	1	0	200M	800M


55.4H001.S03G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator**

Size: Document Number **Biwa** Rev: **-2**

Date: Thursday, March 01, 2007 Sheet 3 of 42



VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

VCC_CORE_S0

1D05V_S0

layout note: "1D5V_VCCA_S0"
as short as possible

Layout Note:
VCCSENSE and VSSSENSE lines
should be of equal length.

Layout Note:
Provide a test point (with
no stub) to connect a
differential probe
between VCCSENSE and
VSSSENSE at the location
where the two 54.9ohm
resistors terminate the
55 ohm transmission line.

BGA479-SKT6-GPU3
62.10079.001
2nd source: 62.10053.401


U41D 4 OF 4

BGA479-SKT6-GPU3


A4	VSS	P6
A8	VSS	P21
A11	VSS	P24
A14	VSS	R2
A16	VSS	R5
A19	VSS	R22
A23	VSS	R25
AE2	VSS	T1
B6	VSS	T4
B8	VSS	T23
B11	VSS	T26
B13	VSS	U3
B16	VSS	U6
B19	VSS	U21
B21	VSS	U24
B24	VSS	V2
C5	VSS	V25
C8	VSS	W1
C11	VSS	W2
C14	VSS	W22
C16	VSS	W4
C19	VSS	W23
C22	VSS	W26
C25	VSS	Y3
D1	VSS	Y6
D4	VSS	Y21
D8	VSS	Y24
D11	VSS	AA2
D13	VSS	AA5
D16	VSS	AA8
D19	VSS	AA11
D23	VSS	AA14
D26	VSS	AA16
E3	VSS	AA19
E6	VSS	AA22
E8	VSS	AA25
E11	VSS	AB4
E14	VSS	AB8
E16	VSS	AB11
E19	VSS	AB13
E21	VSS	AB16
E24	VSS	AB19
F5	VSS	AB23
F8	VSS	AB26
F11	VSS	AC3
F13	VSS	AC6
F16	VSS	AC8
F19	VSS	AC11
F2	VSS	AC14
F22	VSS	AC16
F25	VSS	AC19
G4	VSS	AC21
G1	VSS	AC24
G23	VSS	AD2
G26	VSS	AD5
H3	VSS	AD8
H6	VSS	AD11
H21	VSS	AD13
H24	VSS	AD16
J2	VSS	AD19
J5	VSS	AD22
J22	VSS	AD25
J25	VSS	AE1
K1	VSS	AE4
K4	VSS	AE8
K23	VSS	AE11
K26	VSS	AE14
L3	VSS	AE16
L6	VSS	AE19
L21	VSS	AE23
L24	VSS	AE26
M2	VSS	A2
M5	VSS	AF6
M22	VSS	AF8
M25	VSS	AF11
N1	VSS	AF13
N4	VSS	AF16
N23	VSS	AF19
N26	VSS	AF21
P3	VSS	A25
	VSS	AF25

H_SWING routing Trace width and Spacing use 10 / 20 mil


H_SWING Resistors and Capacitors close MCH 500 mil (MAX)



H_SCOMP and H_SCOMP# Resistors and Capacitors close MCH 500 mil (MAX)





H_RCOMP routing Trace width and Spacing use 10 / 20 mil




Place them near to the chip (< 0.5")


H_REF Decoupling Crestline close Crestline 100 mil



55.4H001.S03G


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.









VCC_NCTF + VCC=1573mA

FOR VCC CORE AND VCC NCTF














NORMAL TYPE



NORMAL TYPE



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Document Number

Date

Rev

SA

Sheet 12 of 42

DDR2 Socket

Biwa

Thursday, March 01, 2007

Sheet 12 of 42


2nd source: 62.10017.A51

High 5.2mm
2nd source: 62.10017.A41

High 9.2mm

PARALLEL TERMINATION


DDR_VREF_S0 Put decap near power(0.9V) and pull-up resistor




M_A_A[14..0] <<> M_A_A[14..0] 8,12
M_B_A[14..0] <<> M_B_A[14..0] 8,12

Decoupling Capacitor


Put decap near power(0.9V) and pull-up resistor



Place these Caps near DM1





Place these Caps near DM2



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

The diagram illustrates the electrical connections for the LCD module. Key components and their connections include:


- Power and Grounding:** 3D3V_S0 and 3D3V_S1 provide power to the system. 3D3V_CDD_PWR is connected to the LCD panel. Grounding points are marked with 'Do Not Stuff' and 'Do Not Stuff' labels.
- Capacitors:** C348 (DY), C350 (SCD1U16V2ZY-2GP), and C351 (DY) are connected to the power lines. C344 (EC39) and C343 (EC38) are connected to the LCD panel.
- Resistors:** R201, R202, R261, and R262 are connected to the LCD panel. R201 and R202 are connected to the LCD panel.
- Integrated Circuits:** ACES-CONN40A-2GP (20.F0993.040) is the main LCD controller. Other components include F2 (FUSE-3A32V-8-GP), F3 (FUSE-3A32V-8-GP), and F4 (FUSE-3A32V-8-GP).
- LCD Panel:** The LCD panel is connected to the system via pins 1 through 42. The panel is labeled 'LCD' and has a scale bar from 1 to 40.
- Signal Lines:** USBPN6, USBPP6, and USB6+ are connected to the LCD panel. The LCD panel also has signals for GMCH_TXAOUT2+, GMCH_TXAOUT1+, GMCH_TXAOUT0+, GMCH_TXACLK-, GMCH_TXACLK+, GMCH_TxBOUT2+, GMCH_TxBOUT1+, GMCH_TxBOUT0+, GMCH_TxBCLK-, and GMCH_TxBCLK+.



```

Green : S0
Orange : S3
Orange Blinking : Enter S4

```



-1 modify 01/31 for EMI


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Rev



Sheet	14	of	42
-------	----	----	----

CRT I/F & CONNECTOR


11	6
12	7
13	2
14	8
15	3
	9
	4
	10
	5




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.





Hsync & Vsync level shift





DDC_CLK & DATA level shift







TV CONN
















D55 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance


SMBUS

SATA Connector



ODD Connector






Voltage Rail	4401E	5789	5787
VDDIO_PCI	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDC	1D8V_LAN_S5	1D2V_LAN_S5	
VDDIO	3D3V_LAN_S5	3D3V_LAN_S5	
VESD	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDP	Don't Care	2D5V_S5	
3D3V_2D5V_S5	3D3V_S5	2D5V_S5	
1D8V_1D2V_S5	1D8V_LAN_S5	1D2V_S5	

LAN Connector

LED COLOR

A2(+) A1(-)::GREEN
A2(+) A3(-):ORANGE

B1(+) B2(-):YELLOW



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.

RJ11 signal must leave the other signal or power plane 100mil.

DOC_TIP,DOC_RING,TIP,RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6

55.4H001.S03G

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN Connector

Size A3

Document Number

Biwa




Date: Thursday, March 01, 2007

Sheet 24 of 42

Rev -1

The image shows a detailed PCB layout for the NEWCARD TEST board. The board is populated with several components and connectors, including:

- Connectors:**
 - 17 PCI_E_TXP3, 17 PCI_E_TXN3 (top left)
 - 17 PCI_E_RXP3, 17 PCI_E_RXN3 (top left)
 - 3 CLK_PCIE_NEW, 3 CLK_PCIE_NEW# (top left)
 - 17, 19, 23 SMB_DATA, 17, 19, 23 SMB_CLK (middle left)
 - 17 USBPP8, 17 USBPN8 (bottom left)
- Components:**
 - TP106 (top center)
 - TP109, TP110 (middle left)
 - TPS2231 (middle right)
 - CONN1 (middle right)
 - CONN2 (middle right)
 - CPUTSB# (middle right)
 - GP (middle right)
 - NPX1 (bottom right)
- Traces and Labels:**
 - NEWCARD TEST (top center)
 - CPPE# (top center)
 - TPS2231_PERST# (middle right)
 - PCIE_WAKE#_R (middle right)
 - SMB DATA_NEW (middle right)
 - SMB CLK_NEW (middle right)
 - CONN1 (middle right)
 - CONN2 (middle right)
 - CPUTSB# (middle right)
 - GP (middle right)
 - NPX1 (bottom right)
- Other Labels:**
 - Do Not Stuff (multiple locations)
 - NEW (bottom right)




The diagram illustrates the internal wiring of the MINIC152P-1-GP-U2 module. It shows the connection between the UIM (Universal Interface Module) and the MINIC152P-1-GP-U2 module. The UIM pins are connected to the MINIC152P-1-GP-U2 pins as follows:

- UMI PWR (UIM Pin 3) to MINIC152P-1-GP-U2 Pin 3 (RESERVED#3)
- UMI DATA (UIM Pin 8) to MINIC152P-1-GP-U2 Pin 8 (RESERVED#5)
- UMI CLK (UIM Pin 10) to MINIC152P-1-GP-U2 Pin 10 (RESERVED#8)
- UMI RESET (UIM Pin 12) to MINIC152P-1-GP-U2 Pin 12 (RESERVED#12)
- UMI VPP (UIM Pin 16) to MINIC152P-1-GP-U2 Pin 16 (RESERVED#14)

The MINIC152P-1-GP-U2 module also has several other pins connected to the system:




- REFCLK+ (Pin 13) to CLK_PCIE_MINI1 (Pin 3)
- REFCLK- (Pin 11) to CLK_PCIE_MINI1# (Pin 3)
- PERNO (Pin 23) to PCIE_RXN2 (Pin 17)
- PERP0 (Pin 25) to PCIE_RXP2 (Pin 17)
- PETNO (Pin 31) to PCIE_TXN2 (Pin 17)
- PETP0 (Pin 33) to PCIE_TXP2 (Pin 17)
- USB_D- (Pin 36) to USBPN4 (Pin 17)
- USB_D+ (Pin 38) to USBPP4 (Pin 17)
- SMB_CLK (Pin 30) to SMB_DATA (Pin 32)
- WAKE# (Pin 1) to MINI_WAKE# (Pin TP64)
- CLKREQ# (Pin 2) to PLT_RST1# (Pin 7, 17, 21, 23, 31, 33)
- PERST# (Pin 22) to PLT_RST1# (Pin 7, 17, 21, 23, 31, 33)
- GND (Pin 4, 9, 15, 18, 21, 26, 27, 29, 34, 35, 40, 50, 53, 54) to GND
- LED_WWAN# (Pin 42) to LED_WWAN# (Pin 42)
- LED_WLAN# (Pin 44) to LED_WLAN# (Pin 44)
- LED_WPAN# (Pin 46) to LED_WPAN# (Pin 46)

The diagram also shows the connection of the 5V_S5 pin to the 5V_AUX_S5 pin via a 3.3V resistor (R375) and the 5V_AUX_S5 pin to the MINI pin via a 3.3V resistor (R386). The 5V_S5 pin is highlighted with a red circle and labeled 'SB modify'.



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			
MINI CARD / NEW CARD			
Size	Document Number	Rev	
	Biwa		SB
Date: Thursday, March 01, 2007	Sheet 28 of 42		




55.4H001.S03G

AUDIO OP AMPLIFIER


I/P signal level
need +5V level




LINE IN




Internal Speaker




MIC IN



LINE OUT




Internal Microphone




55.4H001.S03G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
AUDIO AMP AND JACK			
Size	Document Number	Rev	
A3		-2	
Date:	Thursday, March 01, 2007	Sheet	30 of 42




Internet Button




Mail Button




Program Button




E-Button





2nd source: 62.40009.561



EPRESENTATION




ELOCK




Power Button

Cover Up Switch




TOUCH PAD




Internal KeyBoard CONN

EMI Bypass cap.




VISHAY FIR Module

Layout Guide:
(1) FIR_3D3V : 30 mils,
(2) C583, C581 close
to U32




PlanarID

(1,0)
SA: 0,0
SB: 0,1
-2: 1,0
TBD: 1,1



55.4H001.S03G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

[illegible]

5V_AUX_S5

U19

VIN VOUT

GND SHDN# NC#4

G909-330T1U-GP

74.0009.03F

3D3V_AUX_S5

U20

G85

Do Not Stuff

C451

SC1U16V3ZY-GP

C450


SC1U16V3ZY-GP

SB modify


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				<i>RUN POWER and 3D3V_AUX_S5</i>			
Size		Document Number				Rev	
		Biwa				-1	
Date: Thursday, March 01, 2007				Sheet 34		of 42	


CPU_CORE
MAXIM MAX8770



MAX8717
1D8V/1D05V




0D9V_S0




TPS51100

1D25V_S0




APL5915

1D5V_S3




APL5912




ISL6236
5V/3D3V



Charger ISL6255



55.4H001.S03G




55.4H001.S03G

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				1D25V/1D5V/0D9V			
Size	Document Number						Rev
A3				Biwa			SB
Date:	Thursday, March 01, 2007			Sheet	39	of	42

CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


CHARGER ISL6255

Rev **SB**

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR




55.4H001.S03G


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
AD/BATT CONN		
Size	Document Number	Rev
A3	Biwa	-1
Date: Thursday, March 01, 2007		
Sheet 41 of 42		

EMI Capacitor



Unused gate



KBC JTAG Test Pad

31,32	KCOL1		TP88	Do Not Stuff
31,32	KCOL2		TP91	Do Not Stuff
31,32	KCOL3		TP92	Do Not Stuff
31,32	KCOL4		TP90	Do Not Stuff
31,32	KCOL6		TP89	Do Not Stuff
31,32	KCOL7		TP93	Do Not Stuff

DFX Test Point

Pin	Signal	Direction	IO Type	Notes
3D3V_AUX_S5		Input	TP97	Do Not Stuff
3D3V_S5		Input	TP102	Do Not Stuff
5V_S5		Input	TP100	Do Not Stuff
4,16,34	H_PWRGD	Input	TP31	Do Not Stuff
28,31,34	S5_ENABLE	Input	TP86	Do Not Stuff
4,6	H_CPUREST#	Input	TP39	Do Not Stuff

Test Point放在Dimm Door打開可量測處

55.4H001.S03G

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
EMI/Spring/Boss			
Size	Document Number		Rev
	Biwa		-1
Date: Thursday, March 01, 2007		Sheet 42 of	42

EMI/Spring/Boss

Size	Document Number	Rev
	Biwa	-1

Date: Thursday, March 01, 2007	Sheet 42 of 42
--------------------------------	----------------