


Leopard 3 Block Diagram

Project code: 91.4C901.001
PCB P/N : 48.4C901.001
REVISION : 05205-1



SYSTEM DC/DC MAX1999	
INPUTS	OUTPUTS
DCBATOUT	5V_S3 3V_S5

SYSTEM DC/DC TPS5130	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D2V_S0 1D8V_S3

MAXIM CHARGER MAX1909	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 4.0A 5V 100mA

CPU DC/DC MAX1907	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 27A

PCB LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	VCC
L6:	Signal 4

ICH6-M Integrated Pull-up
and Pull-down Resistors

ICH6-M EDS 14308 0.8V1

ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, EE_CS, GNT[5]#/GPO[17], GNT[6]#/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]#/PB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVVR, SPKR	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDRQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs

ICH6-M IDE Integrated Series
Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------


Power name description

5V_S0= 5 Voltage power up on system work(S0 state)
5V_S3= 5 Voltage suspend to RAM(S3 state)
5V_S5= 5 Voltage soft off(S5 state)
3D3V_S0= 3.3 Voltage power up on system work(S0 state)
3D3V_S3= 3.3 Voltage suspend to RAM(S3 state)
3D3V_S5= 3.3 Voltage soft off(S5 state)
LVDDR_1D8V= 1.8 Voltage power up on system work(S0 state)
1D8V_S3= 1.8Voltage suspend to RAM(S3 state)
2D5V_S0= 2.5 Voltage power up on system work(S0 state)

VCC_CORE_S0= CPU VID Voltage power up on system work(S0 state)
1D5V_VCCA_S0= 1.5 Voltage power up on system work(S0 state)
1D5V_S0= 1.5 Voltage power up on system work(S0 state)
1D5V_S5= 1.5 Voltage soft off(S5 state)
DDR_VREF_S3= 0.9 Voltage suspend to RAM(S3 state)
0D9V_S0= 1.25 Voltage power up on system work(S0 state)
1D2_VGA_S0= 1.2 Voltage power up on system work(S0 state) for VGA
1D05V_S0= 1.05 Voltage power up on system work(S0 state)
CORE_GMCH_S0= 1.05 Voltage power up on system work(S0 state) for ALVISO core power
VCCP_GMCH_S0= 1.05 Voltage power up on system work(S0 state)for ALVISO BUSIO power

PCI RESOURCE TABLE

DEVICE	IDSEL	PCI IRQ	REQ# / GNT#
Mini-PCI	AD21	P_INTE#	REQ0# /GNT0#
Cardbus Controller TI7411	AD22	(CARBUS)P_INTG# (1394)P_INTF# (CARD READER)P_INTG#	REQ1# /GNT1#
LAN	AD23	P_INTE#	REQ2# /GNT2#
Blue Thumb	AD24		



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

TitleITP

SizeA3

Document Number


Date: Tuesday, July 12, 2005


Rev-1



Leopard 3

Sheet 2 of 41

	E
--	---










REV.NO. 1.0
REF. NO. 15577 page 183



ALVISO-GM:71.0GMCH.08U
ALVISO-PM:71.0GMCH.0BU
ALVISO-GML:71.0GMCH.0JU


```
For Banias/Celeron-M:R93=DUMMY
For Dothan A:R93=DUMMY
For Dothan B:R93=0R
```

















For 1GB Memory



INVERTER/LCD





緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsin 221, Taiwan, R.O.C.

PA & PR diffent parts

	PA	PR
LED1	83.00190.Y70	83.00190.W70
LED2	83.00190.Y70	83.00190.W70
LED4	Dummy	83.00110.D70
LED5	Dummy	83.00110.D70
LED6	Dummy	83.00110.D70
LED7	83.00110.E70	Dummy
LED8	83.00110.E70	Dummy
LED9	83.00110.E70	Dummy
U64	56.15006.001	Dummy
U42	Dummy	56.15006.001
R256	63.20134.1D1	63.12234.1D1
R257	63.20134.1D1	63.12234.1D1
R258	63.20134.1D1	63.12234.1D1
R93	63.20134.1D1	63.12234.1D1
R112	63.20134.1D1	63.12234.1D1

CBUS1	21.H0088.001	21.H0088.001
R176	63.10334.1D1	Dummy
R177	Dummy	63.10334.1D1






The symbol use 2nd source
The P/N is the main source
Main source:20.D0152.103
2nd source:20.D0012.103


3,5,7,9,11,13,14,17,18,19,20,21,22,23,24,25,27,29,30,31,32,36,38,40,41
3D3V_S0
3D3V_AUX
20,31,32,34,35,36,37 3D3V_AUX
VCCP_GMCH_S0
4,5,6,7,9,10,18,36,40,41 VCCP_GMCH_S0

RCIN# 1 R488 2 10KR2
LPC_LDROt# 1 R501 2 10KR2
12/12 INTEL check list

	R717	R388	R370
Dothan A	DUMMY	56R	0R
Dothan B	0R	0R	DUMMY

Layout Note: R6V7 needs to be placed within 2" of ICH6, R6V9 must be placed within 2" of R6V7 w/o stub.





Layout Note:
Place above caps within
100 mils of ICH near F27, P27, AB27

Layout Note:
IDE decoupling

Layout Note:
PCI decoupling

Place within 100
mils of ICH
near pin AG5

Place within 100
mils of ICH
near pin AG9

Place within 100
mils of ICH

Place within 100
mils of ICH
near E26, E27

Place within 100
mils of ICH
pin AG10

Intel dummy
Place within 100
mils of ICH
pin A13

Place within 100
mils of ICH
pin V7

U35E

CORE

IDE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

USB

CORE

USB

CORE

CORE

IDE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

USB

CORE

USB

CORE

CORE

IDE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

USB

CORE

USB

CORE

CORE

IDE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

USB

CORE

USB

CORE

CORE

IDE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

USB

CORE

USB

CORE

CORE

IDE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

USB

CORE

USB

CORE

CORE

IDE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

USB

CORE

USB

CORE

CORE

IDE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

USB

CORE

USB

CORE

CORE

IDE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

USB

CORE

USB

CORE

CORE

IDE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

USB

CORE

USB

CORE

CORE

IDE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

USB

CORE

USB

CORE

CORE

IDE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

USB

CORE

USB

CORE

CORE

IDE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

USB

CORE

USB

CORE

CORE

IDE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

USB

CORE

USB

CORE

CORE

IDE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

USB

CORE

USB

CORE

CORE

IDE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

PCI

USB

CORE

USB

CORE

USB

CORE

USB

CORE

CORE

IDE

PCI

USB

CORE

USB

CORE

PCI



USB

CORE


USB

CORE



SMBUS (ICH6 ---> SODIMM,CLKGEN)




PCIRST# 3V to 5V level shift for HDD & CDROM




PCIRST# Buffer to enhance the driving strength







Reserve for G768B works at High Speed




Put these two Caps near the thermal diode.








THERMDP1/DP2/THERMDN ON THE SAME LAYER
W/S = 10/5 MIL, 12 MIL AWAY FROM OTHERS
CAPS CLOSE TO G768B

180 ms after VCC_G768 > 4.38v, p2, 7




The symbol use 2nd source
The P/N is the main source
Main source:20.D0152.103
2nd source:20.D0012.103


SD 0817






HDD Connector



CDROM





NEWCARD Connector




SMBUS (ICH6--NEWCARD, LAN)




Title			
HDD / CDROM/NEWCARD			
Size	Document Number	Rev	
A3	Leopard 3	-1	
Date:	Tuesday, July 12, 2005	Sheet 21	of 41




PCMCIA Socket



Cardbus I/F




6 in 1 Connector



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Blue thumb

Place on bottom side



BC0EX2 connect to PCI_AD22 on main board.
BC0EX1 connect to ICH_PMB# on main board.


POWER SWITCH



Close to CN20


10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6

10/100M Lan Transformer





1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

1394 Connector




These components near to chip side.








3,5,7,9,11,13,14,16,17,18,19,20,21,22,23,24,25,27,30,31,32,36,38,40,41 3D3V_S0 3D3V_S0 5V_S0 5V_S0

13,14,18,19,20,21,23,24,27,28,32,36,39,40,41







[illegible]



	<i>PA</i>	<i>PR</i>
<i>FF</i>	<i>00</i>	<i>01</i>
<i>DF</i>	<i>10</i>	<i>11</i>



	NONE Quick Play	Quick Play
MATRIXID1#	0	1

POWER
BUTTON





Adaptor in to generate DCBATOUT

Layout 200mil




BATTERY CONNECTOR





CPU_CORE-MAX1907





OCP=30A, Vally current = 27.5A,
Vilim=550mV(55mVp-p*10)

Deeper Sleep Voltage : 0.940V
, S0=L, S1=L, S2=Open,

Boot-up Voltage : 1.2V
 , B0=L, B1=L, B2=Open

VID						Vscore
VID5	VID4	VID3	VID2	VID1	VID0	v
0	1	0	1	1	1	1.34
0	1	1	0	0	0	1.32
0	1	1	0	1	0	1.29
0	1	1	1	0	0	1.26
0	1	1	1	0	1	1.24
0	1	1	1	1	1	1.21
1	0	0	0	0	1	1.18
1	0	0	0	1	1	1.14
1	0	0	1	1	0	1.10
1	0	1	0	0	1	1.05
1	0	1	0	1	1	1.02
1	0	1	1	1	0	0.97
1	1	0	0	0	0	0.94



SYSTEM DC/DC 3D3V_S5 / 5V_S5

3,5,7,9,11,13,14,16,17,18,19,20,21,22,23,24,25,27,29,30,31,32,36,38,40,41 3D3V_S0
 17,18,19,21,25,29,31,35,39,40 3D3V_S5
 16,20,31,32,34,35,36 3D3V_AUX
 14,18,20,36,38 5V_S5
 14,15,35,38,39 5V_AUX
 14,35,38,39,40,41 DCBATOUT

3V = 4Arms,
OCP>6A

5V = 5Arms,
OCP>6.8A

These components should be located near by MAX1977


These components should be located near by MAX1977

ILIM5: $5V \cdot 200K / (200K+300K) = 2.0V$
 $200mV / 24 = 8.3A$
 OCP point = $8.3A + 1/2I_{ripple}$
 ILIM3: $5V \cdot 200K / (200K+300K) = 2.0V$
 $200mV / 24 = 8.3A$
 OCP point = $8.3A + 1/2I_{ripple}$
 OCP point = $20A + 1/2I_{ripple}$





$ILIM^* = V_{cc} / 100mV$
 $ILIM^* = V_{ref} / 200mV$
 $OCP = 0.1V_{th} / R_{ds(on)} + 0.5I_{ripple}$

5V_S5 spec. = 10mA



```
(1D5V=>CH1 , 1D8V=>CH2 , 1D05V =>CH3)
```



```
(1D5V=>CH1 , 2D5V=>CH2 , 1D05V =>CH3)
```




FOR GMCH Power



FOR DDR 2 Power

Run Power



Suspend Power

