


<http://shop61976717.taobao.com>
Huron River Platform Rev 2.1

BLOCK DIAGRAM




SM_BUS ADDRESS :

SM-Bus Device	SM-Bus Address
SO-DIMM 0	1010000x (A0h)
SO-DIMM 1	1010001x (A4h)
PlamRest Thermal Sensor (G781)	1001100x (98h)

PCIE 1	CardReader
PCIE 2	Minicard WLAN
PCIE 3	N/A
PCIE 4	USB3.0
PCIE 5	N/A
PCIE 6	GLAN
PCIE 7	N/A
PCIE 8	N/A

SATA0	SATA HDD
SATA1	N/A
SATA2	SATA ODD
SATA3	N/A
SATA4	N/A
SATA5	N/A

USB 0	USB Port (1)
USB 1	USB Port (2)
USB 2	USB Port (3)
USB 3	N/A
USB 4	Bluetooth
USB 5	N/A
USB 6	N/A
USB 7	N/A
USB 8	CMOS Camera
USB 9	WLAN
USB 10	SIM Card
USB 11	3G
USB 12	N/A
USB 13	N/A




PEG Compensation

Enable PCIE Lane Reversal
Need to PD CFG[2]


If Support PCIE Gen3, change AC Cap to 0.22uF



EIH31 : 1201-006D000 MOBILE rPGA CPU SOCKET 988B











CFG strapping information:

CFG[2]: PCIE Static Numbering Lane Reversal- CFG[2] is for the 16x

- 1: (Default) Normal Operation, Lane # definition matches socket pin map definition
- 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG[4]: Embedded DisplayPort Detection

- 1: (Default) Disabled ; No Physical Display Port attached to Embedded DisplayPort
- 0: Enabled ; An external Display Port device is connected to the Embedded Display Port


CFG[6:5]: PCI Express Port Bifurcation Straps

- 11 : (Default) x 1 6
- 10 : x 8 , x 8
- 01 : Reserved
- 00 : x 8 , x 4 , x 4


CFG[7]: PEG DEFER TRAINING

- 1: (Default) PEG Train immediately following xxRESETB de assertion
- 0: PEG Wait for BIOS training



CFG2 : Check H34 layout request



DIMM0_VREF_DQ_R Pull Down 1k ohm
DIMM1_VREF_DQ_R Pull Down 1k ohm
Design Guide 0.9 Figure 43 (436735)



For future platform use



<http://shop61976717.taobao.com>

PEGATRON		Title : NB(3) ****	
		Engineer: JAY TSAI	
Size	Project Name	Rev	
Custom	EIH31	1.3	
Date: Tuesday, January 04, 2011		Sheet	10 of 99

<http://shop61976717.taobao.com>

PEGATRON		Title : NB(4) ****	
		Engineer: JAY TSAI	
Size	Project Name	Rev	
Custom	EIH31	1.3	
Date: Tuesday, January 04, 2011		Sheet	11 of 99

http://shop61976717.taobao.com

PEGATRON		Title : NB(5) ****	
		Engineer: JAY TSAI	
Size	Project Name	Rev	
Custom	EIH31	1.3	
Date: Tuesday, January 04, 2011		Sheet	12 of 99

<http://shop61976717.taobao.com>



PEGATRON		Title : NB(6) ****	
		Engineer: JAY TSAI	
Size	Project Name	Rev	
Custom	EIH31	1.3	
Date: Tuesday, January 04, 2011		Sheet	13 of 99

<http://shop61976717.taobao.com>


PEGATRON		Title : NB(7)_****	
		Engineer: JAY TSAI	
Size A	Project Name EIH31		Rev 1.3
Date: Tuesday, January 04, 2011		Sheet	14 of 99


http://shop61976717.taobao.com

PEGATRON		Title : NB(8) ****	
		Engineer: JAY TSAI	
Size A	Project Name EIH31		Rev 1.3
Date: Tuesday, January 04, 2011		Sheet	15 of 99



Layout Note: Place these caps near SO DIMM 0





DDR3 Vref


Default

M1

Power remove M_REF function.

M1: Fixed SO-DIMM VREF_DQ

M2: Programmable SO-DIMM VREFDQ on motherboard– New Requirement



+1.5V_DDR3 16,17

+V_VREF +V_VREF

+V_VREF_DDR3 +V_VREF_DDR3 7,16,17,83

+V_SM_VREF +V_SM_VREF

+3V +3V 4,24,52,53,55,59,91


+5VSUS +5VSUS 22,27,81,82,83,84,87,91




+5VA +5VA 59,81,88


<http://shop61976717.taobao.com>


R1.4--2


PEGATRON		Title : VID Controller	
		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Tuesday, January 04, 2011		Sheet	19 of 99











20 BBS_BIT0  BBS_BIT0 1 2 @ 1KOhm
BBS_BIT1 1 2 @ 1KOhm
R2417 R2418



STP_A16OVR

1 2


R2419 1K0hm

GND





Clock and Miscellaneous




+3VS

remove MOS & pull-high resistor, because there is the function at page 74

<http://shop61976717.taobao.com>






PEGATRON		Title : CLK_IC99LRS3197	
		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Tuesday, January 04, 2011		Sheet	29 of 99



794L:06V380000003
795L:06V380000001 (BOM use)

T3013 FAN0_TACH 50 R1.1


+5VS 27,30,36,37,46,48,50,51,54,55,59,80,91



The pin define is checked to keyboard spec. R is KSO, C is KSI. The connector pin define is the same the KB.

+VCCP +VCCP 3,4,6,25,26,27,30,55,82
+3VA_EC +3VA_EC 28,30
+3VS +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,36,37,40,44,45,46,48,50,51,53,54,55,59,91,92



Thermal Policy









<http://shop61976717.taobao.com>

PEGATRON		Title : MDC CONN	
<OrigName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Tuesday, January 04, 2011		Sheet	35 of 99

DIGITAL **ANALOG**

+5VS		+5VS	27,30,31,37,46,48,50,51,54,55,59,80,91
+3VS		+3VS	4,16,17,20,21,22,23,24,25,26,27,28,30,32,37,40,44,45,46,48,50,51,53,54,55,59,91,92
+5VS_AUDIO		+5VS_AUDIO	37





<http://shop61976717.taobao.com>

PEGATRON		Title : AUD(3)_FM2010	
<OrigName>		Engineer: JAY TSAI	
Size	Project Name		Rev
C	EIH31		1.3
Date: Tuesday, January 04, 2011		Sheet	36 of 99


http://shop61976717.taobao.com

PEGATRON		Title : AUD(4) ****	
<OrgName>		Engineer: JAY TSAI	
Size	Project Name		Rev
Custom	EIH31		1.3
Date: Tuesday, January 04, 2011		Sheet	39 of 99

From System's PCIE interface



MSCLK and SDCLK trace length shorter, surround with GND.




Remove Serial Flash

Reserve for BIOS boot function

When EECS switch to be D3-Delink sideband signal, Serial Flash function is disabled.

SD/MMC/MMC plus/MS/CD READER 45P 12V34GBRM002





Pin Name	Description
SP1	SD_D7/XD_RDY
SP2	SD_D6/XD_RE#
SP3	SD_D5/XD_CE#
SP4	SD_D4/XD_WE#
SP5	MS_BS/XD_CLE
SP6	MS_D5/XD_ALE
SP7	MS_D1/XD_WP#
SP8	MS_D4/XD_D0
SP9	MS_D0/XD_D1
SP10	MS_D2/XD_D2
SP11	MS_D6/XD_D3
SP12	MS_D3/XD_D4
SP13	MS_D7/XD_D5
SP14	MS_CLK/XD_D6
SP15	SD_WP/XD_D7

SP1	SD_D7	XD_RDY
SP2	SD_D6	XD_RE#
SP3	SD_D5	XD_CE#
SP4	SD_D4	XD_WE#
SP5	MS_BS	XD_CLE
SP6	MS_D5	XD_ALE
SP7	MS_D1	XD_WP#
SP8	MS_D4	XD_D0
SP9	MS_D0	XD_D1
SP10	MS_D2	XD_D2
SP11	MS_D6	XD_D3
SP12	MS_D3	XD_D4
SP13	MS_D7	XD_D5
SP14	MS_CLK	XD_D6
SP15	SD_WP	XD_D7

Share Pin

<http://shop61976717.taobao.com>

PEGATRON		Title : CB(2)_R5C833	
<OrigName>		Engineer: JAY TSAI	
Size	Project Name		Rev
C	EIH31		1.3
Date: Tuesday, January 04, 2011		Sheet	41 of 99

+3VS  +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,49,51,53,54,55,59,61,92
+12V  +12V 91

<http://shop61976717.taobao.com>

<http://shop61976717.taobao.com>

PEGATRON		Title : CB(4)_NewCard	
<OrigName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Tuesday, January 04, 2011		Sheet	43 of 99

Pin connection diagram for the J4401 connector. The diagram shows a 24-pin connector with pins 1 through 14 labeled on the right. Pin 1 is labeled 'SIDE1' and pin 14 is labeled 'SIDE2'. The connector is labeled 'J4401' and 'FPC_CON_12P'. The diagram shows the following connections:


- Pin 12 to +3VS
- Pin 11 to R4410 (00hm)
- Pin 10 to R4411 (00hm)
- Pin 9 to R4412 (00hm)
- Pin 8 to R4413 (00hm)
- Pin 7 to R4414 (00hm)
- Pin 6 to R4415 (00hm)
- Pin 5 to R4416 (00hm)
- Pin 4 to R4417 (00hm)
- Pin 3 to R4418 (00hm)
- Pin 2 to R4419 (00hm)
- Pin 1 to R4420 (00hm)

The diagram also shows the following connections:


- Pin 12 to LPC_AD0
- Pin 11 to LPC_AD1
- Pin 10 to LPC_AD2
- Pin 9 to LPC_AD3
- Pin 8 to LPC_FRAME#
- Pin 7 to CLK_DEBUG
- Pin 6 to LPC_AD0
- Pin 5 to LPC_AD1
- Pin 4 to LPC_AD2
- Pin 3 to LPC_AD3
- Pin 2 to LPC_FRAME#
- Pin 1 to CLK_DEBUG

+3VSD	1, 16, 17, 20, 21, 22, 23, 24, 25, 26, 27, 28, 30, 32, 36, 37, 40, 44, 46, 48, 50, 51, 53, 54, 55, 59, 91, 92
+5VSD	27, 30, 31, 36, 37, 46, 48, 50, 51, 54, 55, 59, 80, 91
+12VSD	28, 36, 48, 91
+VCCP	3, 4, 6, 25, 26, 27, 30, 32, 55, 82
AC_BAT_SYS	80, 81, 82, 83, 87, 88


LCD_BACK_EN




LCD VDDEN / +LED_VCC



LCD_BL_PWM






LVDS Connector





EDID Switch







ER1.15





Vendor request




<http://shop61976717.taobao.com>

PEGATRON		Title : CRT(3)_Display Port	
<OrigName>		Engineer: JAY TSAI	
Size	Project Name	Rev	
C	EIH31	1.3	
Date: Tuesday, January 04, 2011		Sheet	47 of 99



HDMI_SCL & HDMI_SDA : no via , trace length should be as short as possible




+12VS	+12VS	28,36,91
+3VS_VGA	+3VS_VGA	55,70,72,74,91
+3VS	+3VS	4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,50,51,53,54,55,59,91,92
+5VS	+5VS	27,30,31,36,37,46,50,51,54,55,59,80,91

<http://shop61976717.taobao.com>


PEGATRON		Title : TV(2)_****	
<OrigName>		Engineer: JAY TSAI	
Size	Project Name		Rev
C	EIH31		1.3
Date: Tuesday, January 04, 2011		Sheet	49 of 99

+3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,51,53,54,55,59,91,92
+5VS 27,30,31,36,37,46,48,51,54,55,59,80,91


CPU Thermal Sensor



Plam Rest Thermal Sensor




PWM Fan




ODD


+3VS ○ ○ +3VS 4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,53,54,55,59,91,92
+5VS ○ ○ +5VS 27,30,31,36,37,46,48,50,54,55,59,80,91




HDD



<http://shop61976717.taobao.com>

[illegible]

PEGATRON		Title : USB_USB Port	
<OrgName>		Engineer: JAY TSAI	
Size B	Project Name EIH31	Rev 1.3	
Date: Thursday, January 13, 2011		Sheet	52 of 99




USB PN10
24
USB_PP10



1 0 Ohm 2 RNS303A

L504
90 Ohm 100 MHz




3 0 Ohm 4 RNS303B

USB_PN10 SIM
USB_PP10 SIM






+3VA	20,27,30,56,59,81,93
+VCC_CORE	6,80
+VGFX_CORE	7,80
+VCCP	3,4,6,25,26,27,30,32,82
+0.75VS	16,17,83
+1.05VS	26,27,80,82
+1.5VS	26,53,91
+1.8VS	7,24,26,84
+3VS	4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,51,53,54,59,91,92
+5VS	27,30,31,36,37,46,48,50,51,54,59,80,91
+1.5V	5,7,16,83
+3V	4,24,52,53,59,91
+5V	46,52,59,91
+VGA_VCORE	75,87
+3VS_VGA	70,72,74,91
+1.5VS_VGA	71,76,91
+1.05VS_VGA	70,71,72,91




Unmount +VGA_Vcore discharg

DC Jack WtoB CONN








Battery Connector







+VCC_RTC	+VCC_RTC	20,22,27
+3VA_EC	+3VA_EC	28,30,32
+3VA	+3VA	20,27,30,55,59,81,93
+5VA	+5VA	59,81,88
+3VSUS	+3VSUS	4,22,24,27,28,30,59,81,82,84,92
+5VSUS	+5VSUS	22,27,81,82,83,84,87,91
+12VSUS	+12VSUS	22,28,81,91
+1.5V	+1.5V	5,7,16,55,83
+3V	+3V	4,24,52,53,55,59,91
+5V	+5V	46,52,55,59,91
+12V	+12V	91
+0.75VS	+0.75VS	16,17,55,83
+1.05VS	+1.05VS	26,27,55,80,82
+1.5VS	+1.5VS	26,53,55,91
+1.8VS	+1.8VS	7,24,26,55,84
+3VS	+3VS	4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,51,53,54,55,59,91,92
+5VS	+5VS	27,30,31,36,37,46,48,50,51,54,55,59,80,91
+12VS	+12VS	28,36,48,91

AC_BAT_SYS	AC_BAT_SYS	45,80,81,82,83,87,88
A/D_DOCK_IN	A/D_DOCK_IN	88
BAT_CON	BAT_CON	88
+1.5V_DDR3	+1.5V_DDR3	16,17,18
+VCCP	+VCCP	3,4,6,25,26,27,30,32,55,82
+VCC_CORE	+VCC_CORE	6,80
+VGFX_CORE	+VGFX_CORE	7,80
+VTT_PCH_ORG	+VTT_PCH_ORG	22,26,27
+VTT_PCH_VCCIO	+VTT_PCH_VCCIO	20,26,27
+1.05VM_ORG	+1.05VM_ORG	27

+V_VREF	+V_VREF	
+V_VREF_DDR3	+V_VREF_DDR3	7,16,17,18,83
+V_SM_VREF	+V_SM_VREF	




ME A+ Type NPTH




http://shop61976717.taobao.com


USB IO Board CNT



LED Board CNT





POWER Board CNT




+3VAC	+3VA	20,27,30,55,56,59,81,93
+3VSC	+3VS	4,16,17,20,21,22,23,24,25,26,27,28,30,32,36,37,40,44,45,46,48,50,51,53,54,55,59,91,92
+5VSUS	+5VSUS	22,27,81,82,83,84,87,91
+5VAC	+5VA	59,81,88
+5VSC	+5VS	46,52,55,59,91
+5VSC	+5VS	27,30,31,36,37,46,48,50,51,54,55,59,80,91
AC_BAT_SYS	AC_BAT_SYS	45,80,81,82,83,87,88
+3VSC	+3V	4,24,52,53,55,59,91



LED DB



Dual Color



ME A Type NPTH



PEGATRON		Title : BT_Bluetooth	
<OrgName>		Engineer: JAY TSAI	
Size B	Project Name EIH31		Rev 1.3
Date: Thursday, January 13, 2011		Sheet 61 of 99	

<http://shop61976717.taobao.com>







Table 2-6. LED Link Table

LED[0] LED_ACT	LED[1] LED_LINK	LED[2] LED_LINK_1000	Selected Speed	Link Status
High	High	High	Any Speed	Link Down
Blink	High	High	10 Mbps; Half-Duplex	Link Up
Blink	Low	High	10 Mbps; Full-Duplex	Link Up
Blink	Low	High	100 Mbps; Half-Duplex	Link Up
Blink	Low	High	100 Mbps; Full-Duplex	Link Up
Blink	Low	Low	Auto, 1000 Mbps, Full-Duplex	Link Up



ER 1129
Remove the Q6705 and +5V_DB


This customer directs part number 0200-0029000 Atheros/AR8151-BL1A-RL




+3VS_DB 63
+3VSUS_DB 63.64.65

3G








USB ports




if just support usb20. need to change connector to 1213-00MN000
and unmount /usb30 and mount /usb20 in page 54




Power Button




Power Button LED-Power



Hall Sensor




ERI.34






HOT bar

SKREW HOLE MAKING BY LAYOUT

PEGATRON		Title : TPM_****	
<OrgName>		Engineer: JAY TSAI	
Size B	Project Name EIH31		Rev 1.3
Date: Friday, January 07, 2011		Sheet	69 of 99








XTAL_IN, XTAL_OUT
3.3V tolerance

correspondent BGA balls must be
12mils and 16 mil wide

near GPU








Table 7.1 N11x Fermi Family Display Link Summary

IFP _x	A	B	C	D	E	F
MASERATI						

Link A	Link B	Link C	Link D	Link E	Link F
LVDS (Single Link or Dual Link with IFPB)	LVDS (Dual Link with IFPA)	DisplayPort, HDMI	DisplayPort, eDP	DisplayPort, DVI (Single Link or Dual Link with IFPF), HDMI	DisplayPort, DVI (Dual Link with IFPE)

+1.05VS_VGA
+3VS_VGA
+1.05VS_VGA




http://shop61976717.taobao.com







N12P-GS : 0x0DF4
~10100
= PCI_DEVICE[4][3][2][1][0]


GPIO USAGE

GPIO	IO	ACTIVE	USAGE
0	IN	N/A	IFPAB_HOTPLUG_DETECT
1	IN	N/A	IFPO_HOTPLUG_DETECT
2	OUT	HIGH	PANEL_BACKLIGHT_PWM
3	OUT	HIGH	PANEL_POWER_ENABLE
4	OUT	HIGH	PANEL_BACKLIGHT_ENABLE
5	OUT	HIGH	NVDDO_ALT0
6	OUT	HIGH	NVDDO_ALT1
7	OUT	HIGH	FBVDDQ_ALT0
8	IN/OUT	LOW	OVERTEMP_ALERT
9	OUT	LOW	THERMAL_ALERT
10	OUT	HIGH	FB_VREF_CONTROL
11	OUT	HIGH	RESERVED
12	IN	N/A	AC_DETECT
13	OUT	LOW	LOAD_STEP_DOWN
14	OUT	HIGH	LOAD_STEP_UP
15	IN	N/A	IFPE_HOTPLUG_DETECT
16	IN	N/A	FAN_PWM_OUT
17	IN	N/A	FAN_TACH_IN
18	IN	N/A	RESERVED
19	IN	N/A	IFPD_HOTPLUG_DETECT
20	IN	N/A	RESERVED
21	IN	N/A	IFPF_HOTPLUG_DETECT
22	IN	N/A	RESERVED
23	IN	N/A	RESERVED
24	IN	N/A	RESERVED







NV Design Guide	Maserati
0.01U x 8	0.01U x 8
0.022U x 3	0.022U x 3
0.047U x 3	0.047U x 3
0.1U x 2	0.1U x 2
0.22U x 3	0.22U x 3
1U x 1	1U x 1
4.7U x 1	4.7U x 1
10U x 2	10U x 2
22U x 1	22U x 1
47U x 1	47U x 1



<http://shop61976717.taobao.com>



http://shop61976717.taobao.com

PEGATRON		Title : FRAME BUFFER C	
PEGATRON COMPUTER INC		Engineer: Moyer Huang	
Size	Project Name	Rev	
C	P/N	1.3	
Date: Tuesday, January 04, 2011		Sheet	77 of 100

http://shop61976717.taobao.com

PEGATRON		Title : FRAME BUFFER C	
PEGATRON COMPUTER INC		Engineer: Moyer Huang	
Size	Project Name	EIH31 <OrgAddr2>	Rev
A	P/N		1.3
Date: Tuesday, January 04, 2011		Sheet	78 of 100

http://shop61976717.taobao.com

PEGATRON		Title : FRAME BUFFER C	
PEGATRON COMPUTER INC		Engineer: Moyer Huang	
Size	Project Name	EIH31 <OrgAddr2>	Rev
A	P/N		1.3
Date: Tuesday, January 04, 2011		Sheet	79 of 100

For AT5 Vboot=1.1V

VCORE_PROG1

+5VS

R8075 100kOhm 1%

T8097 TPC28T


Q8008 2N7002

R8058 1.68kOhm 10V2200000 106

T8098 TPC28T

T8095 TPC28T

T8096 TPC28T



MAX: 18.2A
+VGFX_CORE

DCR=Typ=1.1m / MAX1.3mohm

DCR=Typ=1.6m / MAX1.8mohm

<Variant Name>			
PEGATRON		Title : POWER_VCORE&VGF	
		Engineer: Louis	
Size Custom	Project Name EIH31		Rev 1.1
Date: Wednesday, January 12, 2011		Sheet	80 of 99

Frequency:306KHz

+5VO:5.00V (Max:5.137V Min:4.866V)

Max: 5.5A
OCP> 6.6A

Set OCP

$VILIM = (RILIM \times 10\mu A) / 10 = IILIM \times RDS(ON)$
 $RILIM = (IILIM \times RDS(ON)) \times 10 / 10\mu A$



+3VO:3.3V (Max:3.376 Min:3.225)

Frequency:357KHz

MAX: 4.73A
OCP>5.7A

Set Frequency


For 5.5V < VIN < 6.5V :
ts1 = 61.28p x RTON
ts2 = 44.43p x RTON
For 6.5V < VIN < 12V :
ts1 = 51.85p x RTON
ts2 = 44.43p x RTON
For 12V < VIN < 25V :
ts1 = 45.75p x RTON
ts2 = 39.2p x RTON



<Variant Name>

PEGATRON		Title : POWER_SYSTEM	
Size		Engineer: Louls	
Custom		EIH31	
Date: Wednesday, January 12, 2011		Rev 1.1	
Sheet 81		of 94	

EN/DEM	Function
VDD	Diode-emulation'
GND	Shutdown
Floating	CCM




<Variant Name>

PEGATRON		Title : POWER_VCCP	
		Engineer: Louls	
Size <i>Custom</i>	Project Name EIH31	Rev 1.1	
Date: Thursday, January 13, 2011		Sheet 82 of 94	

EN/DEM	Function
VDD	Diode-emulation *
GND	CCM

Frequency setting
F=300KHz-->R8305=845K ohm
F=250KHz-->R8305=1M ohm

1028 check with EE PS



(Max:1.3A)
+3VSUS



Engineer: *Louis*

Date: Wednesday, January 12, 2011


EIH31


Rev
1.1

Date: Wednesday, January 12, 2011


Sheet 84 of 94

EN/DEM	Function
VDD	Diode-emulation
GND	Shutdown
Floating	CCM






BATTERY IN DETECT



ADAPTER IN DETECT





<Variant Name>

PEGATRON Title : **POWER_DETECT**
Engineer: **Louis**

Size	Project Name	Rev
Custom	EIH31	1.1


Date: **Thursday, January 13, 2011** Sheet **90** of **99**

SUSB#_PWR POWER




<http://shop61976717.taobao.com>


SUSC#_PWR POWER



DSC#_PWR POWER



UMA



Date: Thursday, January 13, 2011 Sheet 92 of 99

AC_BAT_SYS ○ → AC_BAT_SYS 45,80,81,82,83,87,88
BAT ○ → BAT 88
BAT_CON ○ → BAT_CON 60,88

+3VA ○ → +3VA 20,27,30,37,56,57,81
+3VAO ○ → +3VAO 20,27,30,37,56,57,81
+5VAO ○ → +5VAO 81
+5VA ○ → +5VA 56,81,88

+5VO ○ → +5VO 81,91
+3VO ○ → +3VO 81,91
+1.05VO ○ → +1.05VO 82,91
+0.75VO ○ → +0.75VO 83
+1.5VO ○ → +1.5VO 83,91
+1.8VO ○ → +1.8VO 84
+0.85VO ○ → +0.85VO 82

+5VSUS ○ → +5VSUS 22,27,81,82,83,84,87,91
+3VSUS ○ → +3VSUS 4,10,22,24,27,28,30,33,34,81,82,84,92
+12VSUS ○ → +12VSUS 22,28,81,91

+5V ○ → +5V 44,52,56,57,84,91
+3V ○ → +3V 4,24,40,43,45,53,55,56,57,61,91
+12V ○ → +12V 40,91
+1.5V ○ → +1.5V 5,7,16,57,83


+5VS ○ → +5VS 27,30,31,36,46,48,50,51,56,57,80,91
+3VS ○ → +3VS 4,10,16,17,20,21,22,23,24,25,26,27,28,30,32,33,36,37,43,44,45,46,48,50,51,53,56,57,66,80,91,92
+12VS ○ → +12VS 28,36,45,48,91
+1.05VS ○ → +1.05VS 26,27,57,80,82
+0.75VS ○ → +0.75VS 16,17,57,83
+1.5VS ○ → +1.5VS 26,43,53,57,91
+1.8VS ○ → +1.8VS 7,24,26,57,84
+VCCSA ○ → +VCCSA 7,82

+VCC_CORE ○ → +VCC_CORE 6,57,80
+VGFX_CORE ○ → +VGFX_CORE 7,57,80
+VGA_VCORE ○ → +VGA_VCORE 57,75,87

+1.05VS_VGA ○ → +1.05VS_VGA 57,70,71,72,73,91
+1.5VS_VGA ○ → +1.5VS_VGA 57,71,76,77,91


+3VS_VGA ○ → +3VS_VGA 57,70,72,73,74,91
+12VSG ○ → +12VSG 91

FOR POWER TEST




<Variant Name>

PEGATRON			Title :POWER_SIGNAL
			Engineer: Louos
Size	Project Name	Rev	
Custom	EIH31	1.1	
Date: Thursday, January 13, 2011		Sheet	93 of 99



<http://shop61976717.taobao.com>

PEGATRON			Title : ****		
BG1VHW1			Engineer: Ivan Liu		
Size	Project Name				Rev
A	H36HC				1.3
Date: Tuesday, January 04, 2011			Sheet	96	of 99



<http://shop61976717.taobao.com>
Power On Sequence Diagram G3-S0 R0.3 (non-iAMT, non-Deep Sx)

