

LCD-1

IVY Bridge (rPGA989)

Intel PCH (Panther Point)

DY:No stuff
SWG:SWG SKU

PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

CD1 DIS

Rev

SC

Date: Tuesday, December 13, 2011

Sheet 1 of 102

LCD-1 Discrete Block Diagram

Project Code: 91.4SE01.001
PCB(Raw Card): 11248

PCB Layer Stackup

- L1:TOP
- L2:GND
- L3:Signal
- L4:Signal
- L5:VCC
- L6:Signal
- L7:GND
- L8:BOTTOM

Battery Charger
BQ24707 40

INPUTS	OUTPUTS
AD+	BT+

System DC/DC
TPS51123RGER 41

DCBATOUT	5V_S5 3D3V_S5
----------	------------------

CPU DC/DC
ISL95838HRTZ 42, 43

DCBATOUT	VCC_CORE
----------	----------

ID05V_VTT
TPS51219RTER 45

DCBATOUT	ID05V_VTT
----------	-----------

ID5V_S3/DDR3_REF
0D75V_S0
TPS51216RUKR 46

DCBATOUT	0D75V_S0 ID5V_PWR DDR3_VREF
----------	-----------------------------------

ID8V_S0
TPS51311RGTR 47

3D3V_S5	ID8V_S0
---------	---------

VCCSA
TPS51461RGER 48

5V_S5	VCCSA
-------	-------

VGA_CORE
ISL62882CHRTZ 92

DCBATOUT	VGA_CORE
----------	----------

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Block Diagram

CD1 DIS

SC


Title
Size
Customer
Date: Tuesday, December 13, 2011

Document Number
Sheet 2 of 102

Rev

2

102



PCH Strapping Chief River Schematic Checklist Rev0.72

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402<= 1/16W, 25V 0603 >= 1/16W, 75V 0805 >= 1/10W, 100V	Size 2<=0402, 3<=0603, 5<=0805, 6<=1206, 0<=1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

CAPACITOR

Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size 2<=0402, 3<=0603, 5<=0805, 6<=1206, 0<=1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

Strapping Chief River Schematic Checklist Rev0.72

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 1D0V_S0 VCCSA G075V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1.0V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 D0K_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
1D05V_LAN	1.05V	S0/M0, SX/M3	ON whenever IAMT is active
3D3V_M 1D05V_M	3.3V 1.05V	S0/M0, SX/M3, WOL_EN	ON for IAMTLegacy WOL
3D3V_AUX_XBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

PCIe Routing

LANE1	Card Reader
LANE2	Mini Card1(WLAN)
LANE3	Express Card
LANE4	GBE LAN
LANE5	X
LANE6	X
LANE7	X
LANE8	X

USB Table

Pair	Device
0	USB3.0 port 0
1	USB2.0 port 1
2	USB2.0 Docking
3	WWAN
4	USB2.0 port (AU04)
5	New Card
6	X
7	X
8	USB2.0 Docking
9	USB2.0 port 2
10	FPR
11	BLUETOOTH
12	WLAN
13	Camera

SMBus ADDRESSES

I 2 C / SMBus Addresses	Ref Des	Chief River CRV
Device		Address Hex Bus
EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP		SMI1_CLK/SMI1_DATA SMI1_CLE/SMI1_DATA SMI1_CLE/SMI1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

SATA Table

SATA	
Pair	Device
0	HDD
1	ODD
2	mSATA
3	N/A
4	Docking
5	N/A

BCM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsieh, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Table of Content			
Size	Document Number	Rev	SC
Custom	CD1 DIS		
Date:	Tuesday, December 13, 2011	Sheet 3 of	102


A

A




Title			
CPU (PCIe/DMI/FDI)			
Size A3	Document Number		Rev
	CD1 DIS		SC
Date:	Tuesday, December 13, 2011	Sheet 4 of	102

SSID = CPU⁵




SSID = CPU



BOM1


緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CPU (DDR)		
Size	Document Number	Rev
A3	CD1 DIS	SC
Date:	Tuesday, December 13, 2011	Sheet 6 of 102

SSID = CPU




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed



Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port



PCIE Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



RESERVED


CFG




POWER

VCC CORE:53A


8 x 22 uF at Top Socket Cavity




8 x 22 uF at Top Socket Edge



5 x 10 uF at Bottom Socket Cavity



5 x 10 uF at Bottom Socket Cavity



CPU1F

AG35 VCC1
AG34 VCC2
AG33 VCC3
AG32 VCC4
AG31 VCC5
AG30 VCC6
AG29 VCC7
AG28 VCC8
AG27 VCC9
AF32 VCC10
AF31 VCC11
AF30 VCC12
AF29 VCC13
AF28 VCC14
AF27 VCC15
AF26 VCC16
AD35 VCC17
AD34 VCC18
AD33 VCC19
AD32 VCC20
AD31 VCC21
AD30 VCC22
AD29 VCC23
AD28 VCC24
AD27 VCC25
AD26 VCC26
AC35 VCC27
AC34 VCC28
AC33 VCC29
AC32 VCC30
AC31 VCC31
AC30 VCC32
AC29 VCC33
AC28 VCC34
AC27 VCC35
AC26 VCC36
AA35 VCC37
AA34 VCC38
AA33 VCC39
AA32 VCC40
AA31 VCC41
AA30 VCC42
AA29 VCC43
AA28 VCC44
AA27 VCC45
AA26 VCC46
Y35 VCC47
Y34 VCC48
Y33 VCC49
Y32 VCC50
Y31 VCC51
Y30 VCC52
Y29 VCC53
Y28 VCC54
Y27 VCC55
Y26 VCC56
Y25 VCC57
Y24 VCC58
Y23 VCC59
Y22 VCC60
Y21 VCC61
Y20 VCC62
Y19 VCC63
Y18 VCC64
Y17 VCC65
Y16 VCC66
Y15 VCC67
Y14 VCC68
Y13 VCC69
Y12 VCC70
Y11 VCC71
Y10 VCC72
Y9 VCC73
Y8 VCC74
Y7 VCC75
Y6 VCC76
Y5 VCC77
Y4 VCC78
Y3 VCC79
Y2 VCC80
Y1 VCC81
R35 VCC82
R34 VCC83
R33 VCC84
R32 VCC85
R31 VCC86
R30 VCC87
R29 VCC88
R28 VCC89
R27 VCC90
R26 VCC91
P35 VCC92
P34 VCC93
P33 VCC94
P32 VCC95
P31 VCC96
P30 VCC97
P29 VCC98
P28 VCC99
P27 VCC100
P26 VCC101


AUBURNF,CLARKUNF

PEG AND DDR

SVID


SENSE LINES

VCCIO:8.5A



VCCIO Output Decoupling Recommendation:
3 x 330 uF, 6mΩ
5 x 22 uF & 5 x 0805(no-stuff) MB Bottom Socket Cavity
7 x 22 uF & 2 x 0805(no-stuff) MB Top Socket Cavity

For CRB VIDSOUT need to pull high 130 ohm closer to CPU and IMVP7
For CRB VIDALERT# need to pull high 75 ohm close to CPU



VIDALERT#
VIDCLK
VIDSOUT

H.CPU.SVIDALRT#
H.CPU.SVIDCLK
H.CPU.SVIDDAT

VCC_SENSE
VSS_SENSE

VCCIO_SENSE
VSS_SENSE_VCCIO

AJ35
AJ34
B10
A10

VCCSENSE 42
VSSSENSE 42
VCCIO_SENSE 45
VSSIO_SENSE 45

BOM1


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (VCC CORE)	
Size	Document Number	CD1 DIS		Rev
Custom				SC
Date:	Tuesday, December 13, 2011	Sheet	8	of 102

Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.



11/28 Wistron ORB change to 100ohm (64.10005.6DL), need verify

+V_SM_VREF_CNT should have 10 mil trace width



define 1D05V_VTT power voltage		
whether 1.00V(IB) or 1.05V(SB)		
Part	Logic-Low	Logic High
	[IVY-ES1]	[SandyBridge]
PR4505	DY	ASM
PR4525	(DY)	DY
PR4511	(DY)	DY
PR4518	ASM	ASM
R8765	ASM	DY

SSID = CPU



BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU (VSS)			
Size	Document Number	Rev	
A3	CD1 DIS	SC	
Date: Tuesday, December 13, 2011		Sheet	10 of 102


In production, All of parts should be not moounted except of pulldown 51 ohm on TRSTn and Pullup DBR#.

SIGNAL	REF DES	ENABLE	DISABLE
TDO	R1101	ASM	NOASM
TRST#	R1107	ASM	ASM
DBRESET#	R1102	ASM	ASM
PLT_RST#	R1106	ASM	NOASM
CFG0	R1104	ASM	NOASM
CPUPWRGD	R1103	ASM	NOASM
SYS_PWROK	R1105	ASM	NOASM
	CXDP1	ASM	NOASM

↑
LOGIC

9/2 CPU_XDP

Part	Enable	Disable
R1101	ASM	DY
R1107	ASM	ASM
R1102	ASM	ASM
R1106	ASM	DY
R1104	ASM	DY
R1103	ASM	DY
R1105	ASM	DY
CXDP1	ASM	DY



CPU XDP SFF 26pin IF
Pin 1 OBSFN_A0 (PREQ#, I/O)
Pin 2 OBSFN_A1 (PRDY#, I/O)
Pin 3 GND
Pin 4 OBSDATA_A0 (Open, I/O)
Pin 5 OBSDATA_A1 (Open, I/O)
Pin 6 GND
Pin 7 OBSDATA_A2 (Open, I/O)
Pin 8 OBSDATA_A3 (Open, I/O)
Pin 9 GND
Pin 10 HOOK0 (PWRGD, In)
Pin 11 HOOK1 (BP_PWRGD_RST#, Out)
Pin 12 HOOK2 (CFG0, Out)
Pin 13 HOOK3 (vr_READYSYS_PWROK, Out)
Pin 14 HOOK4 (BCLK#, In)
Pin 15 HOOK5 (BCLK#, In)
Pin 16 VCCOBS_AB (VCCP Voltage of CPU, In)
Pin 17 HOOK6 (RESET#, Out)
Pin 18 HOOK7 (DBR#, Out)
Pin 19 GND
Pin 20 TDO, In
Pin 21 TRST#, Out
Pin 22 TDI, Out
Pin 23 TMS, Out
Pin 24 TCK1 (Open)
Pin 25 GND
Pin 26 TCK0 ,Out

BOM1



緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
CPU_XDP		
Size	Document Number	Rev
A3	CD1 DIS	SC
Date: Tuesday, December 13, 2011		Sheet 11 of 102

(Blanking)



BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date:	Tuesday, December 13, 2011	Sheet	13 of 102

20101231



SO-DIMMB is placed farther from the Processor than SO-DIMMA




PART NUMBER	Height	TYPE
62.10017.S51	4mm	REVERSED
		REVERSED
		REVERSED
		REVERSED

1110 X02 Modify:
DM2 1st change to 62.10017.P61; 2nd change
to 62.10017.N41 on ST stage from ME updated
connector list.


SSID = MEMORY

20101231



Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 0, SA1_DIM0 = 1
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32



PART NUMBER	Height	TYPE
62.10017.K91	7.0mm	REVERSED
		REVERSED
		REVERSED
		REVERSED






1110 X02 Modify:
DM1 1st change to 62.10017.Q41; 2nd change
to 62.10017.N11 on ST stage from ME updated
connector list.

(Blanking)







BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date:	Tuesday, December 13, 2011	Sheet	16 of 102

SSID = PCH




Notes:
ME_UNLOCK (HDA_SDO) connect to EC.
Make sure EC drive this pin "low" all the time.




SSID = PCH

If PCIE port 1 is disabled, it will cause all PCIE port disabled



Card Reader CLK






WLAN CLK




EXC CLK




LAN CLK



PCIECLKRQ1# and PCIECLKRQ2#
Support S0 power only





CLOCKS



- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2
if more than 2 PCI clocks + PCI loopback are routed.

Controller Link

CLOCKS



9/25 add

84.2N702.J31
2nd = 84.2N702.031

84.2N702.A3F
2nd = 84.DM601.03F

82.30020.D41
2nd = 82.30020.G71
3rd = 82.30020.C61

UMA_DISCRETE#
UMA: 1 1
DIS : 0 1
SG(PX) : 0 0
Optimus(Muxless) : 1 0

BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH : PCIE/SMBUS/CLK		
Size	Document Number		Rev	SC	
A3			CD1 DIS		
Date:	Tuesday, December 13, 2011	Sheet	18	of	102




SSID = PCH

- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSPWRDNACK/GPIO30




L_DDC_DATA(K47):

This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display



Close to PCH



27 L_BKLT_EN
49 LVDS_VDD_EN
49 L_BKLT_CTRL
49 LVDS_DDC_CLK
49 LVDS_DDC_DATA

TPAD14-OP-GP TP2001
LVDS_I0G
LVDS_VBG

49 LVDSA_CLK#
49 LVDSA_CLK
49 LVDSA_DATA0#
49 LVDSA_DATA1#
49 LVDSA_DATA2#

49 LVDSA_DATA0
49 LVDSA_DATA1
49 LVDSA_DATA2


49 LVDSB_CLK#
49 LVDSB_CLK
49 LVDSB_DATA0#
49 LVDSB_DATA1#
49 LVDSB_DATA2#

49 LVDSB_DATA0
49 LVDSB_DATA1
49 LVDSB_DATA2

50 CRT_BLUE
50 CRT_GREEN
50 CRT_RED

50 CRT_DDC_CLK
50 CRT_DDC_DATA

50 CRT_HSYNC
50 CRT_VSYNC



PCH1D

L_BKLTEN
L_VDD_EN
L_BKLTCTL

L_DDC_CLK
L_DDC_DATA
L_CTRL_CLK
L_CTRL_DATA

LVD_IBG
LVD_VBG
LVD_VREFH
LVD_VREFL

LVDSA_CLK#
LVDSA_CLK
LVDSA_DATA#0
LVDSA_DATA#1
LVDSA_DATA#2
LVDSA_DATA#3

LVDSA_DATA0
LVDSA_DATA1
LVDSA_DATA2
LVDSA_DATA3

LVDSB_CLK#
LVDSB_CLK
LVDSB_DATA#0
LVDSB_DATA#1
LVDSB_DATA#2
LVDSB_DATA#3

LVDSB_DATA0
LVDSB_DATA1
LVDSB_DATA2
LVDSB_DATA3

CRT_BLUE
CRT_GREEN
CRT_RED

CRT_DDC_CLK
CRT_DDC_DATA

CRT_HSYNC
CRT_VSYNC

DAC_IREF_R
DAC_IRTN

PANTHER-GP-NF

LVDS

Digital Display Interface

CRT

4 OF 10

SDVO_TVCLKINN
SDVO_TVCLKINP

SDVO_STALLN
SDVO_STALLP

SDVO_INTN
SDVO_INTP

SDVO_CTRLCLK
SDVO_CTRLDATA

DDPB_AUXN
DDPB_AUXP
DDPB_HPD

DDPB_0N
DDPB_0P
DDPB_1N
DDPB_1P
DDPB_2N
DDPB_2P
DDPB_3N
DDPB_3P

DDPC_CTRLCLK
DDPC_CTRLDATA

DDPC_AUXN
DDPC_AUXP
DDPC_HPD

DDPC_0N
DDPC_0P
DDPC_1N
DDPC_1P
DDPC_2N
DDPC_2P
DDPC_3N
DDPC_3P

DDPD_CTRLCLK
DDPD_CTRLDATA

DDPD_AUXN
DDPD_AUXP
DDPD_HPD

DDPD_0N
DDPD_0P
DDPD_1N
DDPD_1P
DDPD_2N
DDPD_2P
DDPD_3N
DDPD_3P

DPD_LANE0N
DPD_LANE0P
DPD_LANE1N
DPD_LANE1P
DPD_LANE2N
DPD_LANE2P
DPD_LANE3N
DPD_LANE3P

DPD_LANE0N
DPD_LANE0P
DPD_LANE1N
DPD_LANE1P
DPD_LANE2N
DPD_LANE2P
DPD_LANE3N
DPD_LANE3P

DPD_LANE0N
DPD_LANE0P
DPD_LANE1N
DPD_LANE1P
DPD_LANE2N
DPD_LANE2P
DPD_LANE3N
DPD_LANE3P

DPD_LANE0N
DPD_LANE0P
DPD_LANE1N
DPD_LANE1P
DPD_LANE2N
DPD_LANE2P
DPD_LANE3N
DPD_LANE3P

DPD_LANE0N
DPD_LANE0P
DPD_LANE1N
DPD_LANE1P
DPD_LANE2N
DPD_LANE2P
DPD_LANE3N
DPD_LANE3P

DPD_LANE0N
DPD_LANE0P
DPD_LANE1N
DPD_LANE1P
DPD_LANE2N
DPD_LANE2P
DPD_LANE3N
DPD_LANE3P


DPD_LANE0N
DPD_LANE0P
DPD_LANE1N
DPD_LANE1P
DPD_LANE2N
DPD_LANE2P
DPD_LANE3N
DPD_LANE3P

DPD_LANE0N
DPD_LANE0P
DPD_LANE1N
DPD_LANE1P
DPD_LANE2N
DPD_LANE2P
DPD_LANE3N
DPD_LANE3P


DPD_LANE0N
DPD_LANE0P
DPD_LANE1N
DPD_LANE1P
DPD_LANE2N
DPD_LANE2P
DPD_LANE3N
DPD_LANE3P

DPD_LANE0N
DPD_LANE0P
DPD_LANE1N
DPD_LANE1P
DPD_LANE2N
DPD_LANE2P
DPD_LANE3N
DPD_LANE3P

DPD_LANE0N
DPD_LANE0P
DPD_LANE1N
DPD_LANE1P
DPD_LANE2N
DPD_LANE2P
DPD_LANE3N
DPD_LANE3P



DDI Port B Detect:(SDVO_CTRL_DATA)
1: Port B detected
0: Port B not detected



PORT	DDI PCH Pin Names	SDVO Mapping	DisplayPort Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPD	NA	DDPB_HPD	HDMIB_HPD
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMIB_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMIB_CTRLDATA
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMIB_CTRLCLK

Digital Display Ports Enable and Disable Guidelines




Port	Strap	How to Enable Port?	How to Disable Port?
LVDS	L_DDC_DATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port B	SDVO_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port C	DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port D	DDPD_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect

NOTE: LVDS and eDP on processor can not be enabled at the same time.

BOM1



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>PCH : LVDS/CRT/DDI</i>			
Size A3	Document Number		Rev SC
CD1 DIS			
Date:	Tuesday, December 13, 2011	Sheet 20	of 102

SSID = PCH




BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)

GPIO51 and GPIO19 Internal PU




Utilize Port 9 for USB debug



OC[3:0]# for Device 29 (Ports 0-7)
OC[7:4]# for Device 26 (Ports 8-13)

USB Table


Pair	Device
0	USB3.0 port 0
1	USB2.0 port 1
2	USB3.0 Docking
3	WWAN
4	USB2.0 port (AU04)
5	New Card
6	X
7	X
8	USB2.0 Docking
9	USB2.0 port 2
10	FPR
11	BLUETOOTH
12	WLAN
13	Camera



BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PCH : PCI/USB/NVRAM/RSVD			
Size A3	Document Number		Rev
	CD1 DIS		SC
Date:	Tuesday, December 13, 2011	Sheet 21 of	102




Note:
For PCH debug with XDP, need to NO STUFF R2218

BOM Control

Model_ID	
PH	14 "
PL	15 "

DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW
	Set to Vcc when HIGH

TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4 should not float on the motherboard. They should be tied to GND directly.



Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY)- DISABLED [DEFAULT]
	LOW (R2211)- ENABLED

GPIO8 has a weak[20K] internal pull up. Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

PLL ON DIE VR ENABLE

NOTE:This signal has a weak internal pull-up 20K

ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT

DISABLED -- LOW (R2212 STUFFED)

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH : GPIO/NTCF/MISC

Size A3

Document Number


Rev SC

Date: Tuesday, December 13, 2011

Sheet 22 of 102


BOM1

SSID = PCH 6A




Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTerm	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06

Refer to NPCE795 shared SPI flash architecture



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

SSID = PCH



Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSFI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTERM	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **PCH : POWER2**

Size: A3 Document Number: **CD1 DIS** Rev: **SC**

Date: Tuesday, December 13, 2011 Sheet: 24 of 102

SSID = PCH

PCH1H			8 OF 10
H5	VSS0		
AA17	VSS1	VSS80	AK38
AA2	VSS2	VSS81	AK4
AA3	VSS3	VSS82	AK42
AA33	VSS4	VSS83	AK46
AA34	VSS5	VSS84	AK6
AB11	VSS6	AL16	
AB14	VSS7	VSS85	AL17
AB39	VSS8	VSS86	AL19
AB4	VSS9	VSS87	AL2
AB43	VSS10	VSS88	AL21
AB5	VSS11	VSS89	AL23
AB7	VSS12	VSS90	AL26
AC19	VSS13	VSS91	AL27
AC2	VSS14	VSS92	AL31
AC21	VSS15	VSS93	AL33
AC24	VSS16	VSS94	AL34
AC33	VSS17	VSS95	AL48
AC34	VSS18	VSS96	AM11
AC48	VSS19	VSS97	AM14
AD10	VSS20	VSS98	AM36
AD11	VSS21	VSS99	AM39
AD12	VSS22	VSS100	AM43
AD13	VSS23	VSS101	AM44
AD19	VSS24	VSS102	AM45
AD24	VSS25	VSS103	AM46
AD26	VSS26	VSS104	AN2
AD27	VSS27	VSS105	AN29
AD33	VSS28	VSS106	AN3
AD34	VSS29	VSS107	AN31
AD36	VSS30	VSS108	AN31
AD37	VSS31	VSS109	AP12
AD38	VSS32	VSS110	AP19
AD39	VSS33	VSS111	AP28
AD4	VSS34	VSS112	AP30
AD40	VSS35	VSS113	AP32
AD42	VSS36	VSS114	AP38
AD43	VSS37	VSS115	AP4
AD45	VSS38	VSS116	AP42
AD46	VSS39	VSS117	AP46
AD8	VSS40	VSS118	AP8
AE2	VSS41	VSS119	AR2
AE3	VSS42	VSS120	AR48
AF10	VSS43	VSS121	AT11
AF12	VSS44	VSS122	AT13
AD14	VSS45	VSS123	AT18
AD16	VSS46	VSS124	AT22
AF16	VSS47	VSS125	AT26
AF19	VSS48	VSS126	AT28
AF24	VSS49	VSS127	AT30
AF26	VSS50	VSS128	AT32
AF27	VSS51	VSS129	AT34
AF29	VSS52	VSS130	AT39
AF31	VSS53	VSS131	AT42
AF38	VSS54	VSS132	AT46
AF4	VSS55	VSS133	AT7
AF42	VSS56	VSS134	AU24
AF46	VSS57	VSS135	AU30
AF5	VSS58	VSS136	AU36
AF7	VSS59	VSS137	AV20
AF8	VSS60	VSS138	AV24
AG19	VSS61	VSS139	AV30
AG2	VSS62	VSS140	AV38
AG31	VSS63	VSS141	AV4
AG48	VSS64	VSS142	AV43
AH11	VSS65	VSS143	AV8
AH3	VSS66	VSS144	AW14
AH36	VSS67	VSS145	AW18
AH39	VSS68	VSS146	AW2
AH40	VSS69	VSS147	AW22
AH42	VSS70	VSS148	AW26
AH46	VSS71	VSS149	AW28
AH7	VSS72	VSS150	AW32
AJ19	VSS73	VSS151	AW34
AJ21	VSS74	VSS152	AW36
AJ24	VSS75	VSS153	AW40
AJ33	VSS76	VSS154	AW48
AJ34	VSS77	VSS155	AV11
AK12	VSS78	VSS156	AY12
AK3	VSS79	VSS157	AY22
		VSS158	AY28

PANTHER-GP-NF



PCH1I

9 OF 10

AY4	VSS159	H46
AY42	VSS160	K18
AY46	VSS161	K26
AY8	VSS162	K39
B11	VSS163	K46
B15	VSS164	K7
B19	VSS165	L18
B23	VSS166	L2
B27	VSS167	L20
B31	VSS168	L26
B35	VSS169	L28
B39	VSS170	L36
B7	VSS171	L48
F45	VSS172	M12
BB12	VSS173	P16
BB16	VSS174	M18
BB20	VSS175	M22
BB22	VSS176	M24
BB24	VSS177	M30
BB28	VSS178	M32
BB30	VSS179	M34
BB38	VSS180	M38
BB4	VSS181	M4
BB46	VSS182	M42
BC14	VSS183	M46
BC18	VSS184	M8
BC2	VSS185	N18
BC22	VSS186	P30
BC26	VSS187	N47
BC32	VSS188	P11
BC34	VSS189	P18
BC36	VSS190	T33
BC40	VSS191	P40
BC42	VSS192	P43
BC48	VSS193	P47
BD46	VSS194	P7
BD5	VSS195	R2
BE22	VSS196	R48
BE26	VSS197	T12
BE40	VSS198	T31
BF10	VSS199	T37
BF12	VSS200	T4
BF16	VSS201	W34
BF20	VSS202	T46
BF22	VSS203	T47
BF24	VSS204	T8
BF26	VSS205	V11
BF28	VSS206	V17
BD3	VSS207	V26
BF30	VSS208	V27
BF38	VSS209	V29
BF40	VSS210	V31
BF8	VSS211	V36
BG17	VSS212	V39
BG21	VSS213	V43
BG33	VSS214	V7
BG44	VSS215	W17
BG8	VSS216	W19
BH11	VSS217	W2
BH15	VSS218	W27
BH17	VSS219	W48
BH19	VSS220	Y12
H10	VSS221	Y38
BH27	VSS222	Y4
BH31	VSS223	Y42
BH33	VSS224	Y46
BH35	VSS225	Y8
BH39	VSS226	BG29
BH43	VSS227	N24
BH7	VSS228	AJ3
D3	VSS229	AD47
D12	VSS230	B43
D16	VSS231	BE10
D18	VSS232	BG41
D22	VSS233	G14
D24	VSS234	H16
D26	VSS235	T36
D30	VSS236	BG22
D32	VSS237	BG24
D34	VSS238	C22
D38	VSS239	AP13
D42	VSS240	M14
D8	VSS241	AP3
F18	VSS242	AP1
E26	VSS243	BE16
G18	VSS244	BC16
G20	VSS245	BG28
G26	VSS246	BJ28
G28	VSS247	
G36	VSS248	
G48	VSS249	
H12	VSS250	
H18	VSS251	
H22	VSS252	
H24	VSS253	
H26	VSS254	
H30	VSS255	
H32	VSS256	
H34	VSS257	
F3	VSS258	

PANTHER-GP-NF



BOM1


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH : VSS
Size	Document Number	Rev	SC
A3	CD1 DIS		
Date:	Tuesday, December 13, 2011	Sheet	25 of 102


9/2 PCH_XDP

Part	Enable	Disable
R1726/R1730	ASM	ASM [TMS]
R1727/R1731	ASM	ASM [TDI]
R1728/R1732	ASM	DY [TDO]
R1729	ASM	DY [TCK]
R2601/R2602	ASM	DY
R2604/R2606	DY	DY [TCK]
R2605	ASM	DY [TCK]
PXDP1	ASM	DY [Conn]

PCH XDP




DY in SVT



BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH XDP	
Size	Document Number	Rev		SC
A3	CD1 DIS			
Date:	Tuesday, December 13, 2011	Sheet	26	of 102



3D3V_S0




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Audio Codec ALC3202			
Size A2	Document Number		Rev
	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet 29	of 102

6-10 mil trace recommend




CLOSE TO CODEC

CLOSE TO CODEC



All audio analog signal must trace with min 10mil width

All audio analog signal must trace with min 10mil width



BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Size		
Document Number		
Date: Tuesday, December 13, 2011		
Sheet 30 of 102		
Speaker Conn CD1 DIS Rev SC		

(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>CD1 DIS</div>		<div>SC</div>
<div>Date:</div>	<div>Tuesday, December 13, 2011</div>	<div>Sheet</div>	<div>32 of 102</div>

1

(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date:	Tuesday, December 13, 2011		Sheet 33 of 102

(Blanking)

BOM1






<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>	<div>Rev</div>	<div>SC</div>
<div>A3</div>	<div>CD1 DIS</div>	<div>102</div>	<div>34</div>
<div>Date: Tuesday, December 13, 2011</div>		<div>Sheet</div>	<div>of</div>
		<div>1</div>	<div>34</div>





(Blanking)

BOM1



<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date:	Tuesday, December 13, 2011		Sheet 35 of 102

Power Sequence






BATT Connector



BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
BATT CONN			
Size	Document Number	Rev	
A4	CD1 DIS	SC	
Date: Tuesday, December 13, 2011		Sheet	39 of 102

SSID = Charger





BOM1


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	CHARGER
-------	----------------

Size	Document Number	CD1 DIS	Rev	SC
------	-----------------	---------	-----	----


Date: Tuesday, December 13, 2011 Sheet 40 of 102







Design Current=53A
OCP=64A




BOM1


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU CORE		
Size	Document Number	Rev
B	CD1 DIS	SC
Date:	Tuesday, December 13, 2011	Sheet 43 of 102

SSID = AXG.Regulator




TPS51219 for 1D05V_VTT



1D05V_VTT (CPU VCCIO)	Modify list
1.05V	PR4505_ASM PR4525_No_ASM
1.0V	PR4505_No_ASM PR4525_ASM

SSID = PWR.Plane.Regulator 1p5v0p75v



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off


MODE		
PR5003	Frequency	Discharge Mode
200k ohm	400kHz	Tracking Discharge
100k ohm	300kHz	
68k ohm	300kHz	
47k ohm	400kHz	Non-tracking Discharge

BOM1


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
TPS51216 1D5V&0D75V
Size A3 Document Number
CD1 DIS
Date: Tuesday, December 13, 2011 Sheet 46 of 102
Rev SC

TPS51311 for 1D8V_S0




1D8V_S0
Design current = 1.5A
OCP > 3A



BOM1



緯創資通		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title PWM_1D8V_RT8015B			
Size	Document Number	CD1 DIS	Rev SC
Date:	Tuesday, December 13, 2011	Sheet 47 of	102

TPS51461 for VCCSA



BOM1

LVDS CONNECTOR



BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<div>LCD Connector</div>			
Size	Document Number		Rev
A4	CD1 DIS		SC
Date:	Tuesday, December 13, 2011	Sheet	49 of 102

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
CD1 DIS







Rev
SC

Date: Tuesday, December 13, 2011

Sheet 51 of 102

Reserved

Mini Display Port Connector



(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>CD1 DIS</div>		<div>SC</div>
<div>Date: Tuesday, December 13, 2011</div>		<div>Sheet</div>	<div>53 of 102</div>

1

(Blanking)

BOM1


<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>	<div>Rev</div>	<div>SC</div>
<div>A3</div>	<div>CD1 DIS</div>	<div>54</div>	<div>102</div>
<div>Date: Tuesday, December 13, 2011</div>		<div>Sheet</div>	<div>of</div>
		<div>1</div>	

(Blanking)

BOM1


<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date:	Tuesday, December 13, 2011	Sheet	55 of 102

SATA HDD Connector




ODD Connector

SATA_RX- and SATA_RX+ Trace
Length match within 20 mil




When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON



SATA Zero Power ODD

Change to TPCF8105
for combustion test



BOM1


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD/ODD			
Size A3	Document Number		Rev
	CD1 DIS		SC
Date:	Tuesday, December 13, 2011	Sheet 56 of	102

(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
RESERVED			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet	57 of 102

Speaker Connector



Near SPEAKER1 Speaker



BOM1

(Blanking)


BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>CD1 DIS</div>		<div>SC</div>
<div>Date: Tuesday, December 13, 2011</div>		<div>Sheet</div>	<div>59 of 102</div>

1

SSID = Flash.ROM


8M SPI ROM for Commercer



Notes:

The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil


PCH and EC length less than 6.5 inch



64Mbits SPI FLASH (SPI1):

Package	Supplier	Vendor P/N	Wistron P/N
SO8	Macronix	MX25L6406EM2I-12G	72.25640.D01
	Winbond	W25Q64CVSSIG	72.25Q64.B01
	Numonyx	N25Q064A13ESE40F	72.25Q64.D01

SSID = RBATT



BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: Flash/RTC	
Size: A3	Document Number: CD1 DIS
Date: Tuesday, December 13, 2011	Sheet: 60 of 102

SSID = USB









Table 61.1- USB2.0 PWR SW multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
TI	TPS2066DGN	41R0511AA	74.02066.A71
TI	TPS2066DGN-1	N/A	74.02066.B71

Table 61.2- 150U 6.3V POSCAP multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
NEC-TOKIN	TEPSLB20J157M	N/A	77.C1571.09L
SANYO	6TPE150MAZB	N/A	77.21571.111
HPC	TNCB0J157MTRZTF	N/A	80.15715.12L


Table 61.3- ESD protection

Supplier	Description	Lenovo P/N	Wistron P/N
NXP	IP4223CZ6	N/A	83.42236.0AE
AOS	AOZ8904CIL	N/A	83.08904.0AE
AMC	AZC099-04S	N/A	83.09904.AAE


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			USB Power SW	
Size	Document Number		Rev	
A3	CD1 DIS		SC	
Date:	Tuesday, December 13, 2011	Sheet	61	of 102

Left Rear USB Connector




L114/L116 add for EMI




BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title	
USB3.0	
Size	Document Number
A4	CD1 DIS
Date:	Tuesday, December 13, 2011
Sheet	62 of 102

Bluetooth Module conn.



Near BT1 BDC CONNECTOR



BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Bluetooth	
Size A4	Document Number CD1 DIS
Date: Tuesday, December 13, 2011	
Sheet 63	of 102
Rev SC	

	5	4	3	2	1
D					
C					
B					
A					

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Finger Print Conn			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date:	Tuesday, December 13, 2011	Sheet 64 of	102

(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>CD1 DIS</div>		<div>SC</div>
<div>Date: Tuesday, December 13, 2011</div>		<div>Sheet</div>	<div>67 of 102</div>

1

D

C


B


A

(Blanking)

BOM1


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
LED Bard/Power Button		
Size	Document Number	Rev
A4	CD1 DIS	SC
Date:	Tuesday, December 13, 2011	Sheet 68 of 102






(Blanking)

BOM1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Hall Sensor			
Size A4	Document Number CD1 DIS		Rev SC
Date: Tuesday, December 13, 2011		Sheet 70 of	102

Golden Finger for Debug Board



BOM1

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Dubug connector			
Size A3	Document Number CD1 DIS	Rev SC	
Date: Tuesday, December 13, 2011		Sheet 71 of 102	

(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date:	Tuesday, December 13, 2011	Sheet	72 of 102

(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>CD1 DIS</div>		<div>SC</div>
<div>Date: Tuesday, December 13, 2011</div>		<div>Sheet</div>	<div>73 of 102</div>

1

(Blanking)

20.I0129.001			
Pin	TYPE	FUNCTION	RTS5138 NET
P1	SD	SD-CD	SP6
P2	SD	SD-WP	SP1
P3	SD	SD-DAT1	SP3
P4	SD	SD-DAT0	SP4
P5	MMC_PLUS	MMC-DATA7	SP5
P6	MemoryStick	MS-GND	GND
P7	SD	SD-GND	GND
P8	MMC_PLUS	MMC-DATA6	SP7
P9	MemoryStick	MS-BS	SP14
P10	SD	SD-CLK	SP8
P11	MemoryStick	MS-DATA1	SP12
P12	MemoryStick	MS-DATA0	SP9
P13	SD	SD-VCC	3D3V_CARD_S0
P14	MemoryStick	MS-DATA2	SP8
P15	SD	SD-GND	GND
P16	MemoryStick	MS-INS	SP2
P17	MMC_PLUS	MMC-DATA5	SP9
P18	MemoryStick	MS-DATA3	SP5
P19	SD	SD-CMD	SP10
P20	MemoryStick	MS-SCLK	SP1
P21	MMC_PLUS	MMC-DATA4	SP11
P22	MemoryStick	MS-VCC	3D3V_CARD_S0
P23	SD	SD-DATA3	SP12
P24	MemoryStick	MS-GND	GND
P25	SD	SD-DAT2	SP13
P26	SD	SD-WP COM /SDIO GND	GND
P27	SD	SD-CD COM /SDIO GND	GND
#1	XD	XD-CD	XD_CD#
#2	XD	XD-R/B	SP1
#3	XD	XD-RE	SP2
#4	XD	XD-CE	SP3
#5	XD	XD-CLE	SP4
#6	XD	XD-ALE	SP5
#7	XD	XD-WE	SP6
#8	XD	XD-WP-IN	SP7
#9	XD	XD-GND	GND
#10	XD	XD-D0	SP8
#11	XD	XD-D1	SP9
#12	XD	XD-D2	SP10
#13	XD	XD-D3	SP11
#14	XD	XD-D4	SP12
#15	XD	XD-D5	SP13
#16	XD	XD-D6	SP14
#17	XD	XD-D7	XD-D7
#18	XD	XD-VCC	3D3V_CARD_S0
#19	XD	XD-GND	GND

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SD/XD/MS/MMC Card CONN

Size
A3

Document Number
CD1 DIS

Rev
SC

Date: Tuesday, December 13, 2011

Sheet 74 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

(Blanking)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>Express Card</div>	
Size <div>A4</div>	Rev <div>SC</div>
Date: Tuesday, December 13, 2011	
Sheet 75 of 102	

(Blanking)


BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date:	Tuesday, December 13, 2011	Sheet	76 of 102

(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>CD1 DIS</div>		<div>SC</div>
<div>Date: Tuesday, December 13, 2011</div>		<div>Sheet 78 of 102</div>	<div>1</div>



LIS244AL		NO ACC.
R401	NO-ASM	ASM
R957	ASM	ASM
U65	ASM	NO-ASM
Q105	ASM	NO-ASM
R885	10-OHM	NO-ASM
C829	ASM	NO-ASM
C969	ASM	NO-ASM
C830	ASM	NO-ASM
C847	ASM	NO-ASM
R970	56K	NO-ASM
C956	ASM	NO-ASM
R969	56K	NO-ASM
C938	ASM	NO-ASM
C704	NO-ASM	NO-ASM
R344	NO-ASM	NO-ASM
C703	NO-ASM	NO-ASM
R125	ASM	ASM

Table

	Supplier	Vendo P/N	WISTRON P/N
1	ST	LIS34ALTR	74.00034.0BZ 41R0828AA
2	Kionix	KXTC8-2850	74.KXTC8.0BZ

Layout Comment :

(1) Place C586, C588, Q17, R415, R417, C584, C585, R420 close to U34.

(2) Avoid routing under DCDC switching area.


BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Reserved		
Size A3	Document Number CD1 DIS	Rev SC
Date: Tuesday, December 13, 2011	Sheet 79 of 102	

Supplier	Description	Wistron P/N
ROHM	BUL08-1FVJ-WGE2	72.BUL08.A0Q
NXP	PCA24S08ADP	72.24S08.A0Q
SANYO	LE26CAP08TT-TLM-H	72.26C08.00R


BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
RFID		
Size A4	Document Number CD1 DIS	Rev SC
Date: Tuesday, December 13, 2011		Sheet 80 of 102



BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number	Rev	
A3	CD1 DIS	SC	
Date: Tuesday, December 13, 2011		Sheet	81 of 102



4 PEG_RXP[15..0]
4 PEG_RXN[15..0]
4 PEG_TXP[15..0]
4 PEG_TXN[15..0]

18 PEG_CLKREQ#
18 CLK_PCIE_VGA
18 CLK_PCIE_VGA#

PEG_RXP0 C8311 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXP C0
PEG_RXN0 C8312 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXN C0
PEG_TXP0 PEG_TXN0 AN12 AM12
PEG_RXP1 C8313 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXP C1
PEG_RXN1 C8314 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXN C1
PEG_TXP1 PEG_TXN1 AN14 AM14
PEG_RXP2 C8310 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXP C2
PEG_RXN2 C8321 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXN C2
PEG_TXP2 PEG_TXN2 AP14 AP15
PEG_RXP3 C8322 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXP C3
PEG_RXN3 C8323 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXN C3
PEG_TXP3 PEG_TXN3 AN15 AM15
PEG_RXP4 C8324 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXP C4
PEG_RXN4 C8301 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXN C4
PEG_TXP4 PEG_TXN4 AN17 AM17
PEG_RXP5 C8325 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXP C5
PEG_RXN5 C8326 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXN C5
PEG_TXP5 PEG_TXN5 AP17 AP18
PEG_RXP6 C8327 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXP C6
PEG_RXN6 C8328 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXN C6
PEG_TXP6 PEG_TXN6 AN18 AM18
PEG_RXP7 C8332 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXP C7
PEG_RXN7 C8333 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXN C7
PEG_TXP7 PEG_TXN7 AN20 AM20
PEG_RXP8 C8334 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXP C8
PEG_RXN8 C8335 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXN C8
PEG_TXP8 PEG_TXN8 AP20 AP21
PEG_RXP9 C8336 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXP C9
PEG_RXN9 C8337 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXN C9
PEG_TXP9 PEG_TXN9 AN21 AM21
PEG_RXP10 C8338 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXP C10
PEG_RXN10 C8339 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXN C10
PEG_TXP10 PEG_TXN10 AN23 AM23
PEG_RXP11 C8340 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXP C11
PEG_RXN11 C8341 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXN C11
PEG_TXP11 PEG_TXN11 AP23 AP24
PEG_RXP12 C8342 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXP C12
PEG_RXN12 C8343 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXN C12
PEG_TXP12 PEG_TXN12 AN24 AM24
PEG_RXP13 C8344 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXP C13
PEG_RXN13 C8345 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXN C13
PEG_TXP13 PEG_TXN13 AN26 AM26
PEG_RXP14 C8346 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXP C14
PEG_RXN14 C8348 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXN C14
PEG_TXP14 PEG_TXN14 AP26 AP27
PEG_RXP15 C8351 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXP C15
PEG_RXN15 C8352 1 SWG SCD22U8D3V1MX-1-GP PCIE GFX RXN C15
PEG_TXP15 PEG_TXN15 AN27 AM27

N13P-NS-A1-GP
SWG

PEX_WAKE#
PEX_RST#
PEX_CLKREQ#
AL13
PEX_REFCLK
PEX_REFCLK#

PEX_TX0
PEX_TX0#
PEX_RX0
PEX_RX0#
PEX_TX1
PEX_TX1#
PEX_RX1
PEX_RX1#
PEX_TX2
PEX_TX2#
PEX_RX2
PEX_RX2#
PEX_TX3
PEX_TX3#
PEX_RX3
PEX_RX3#
PEX_TX4
PEX_TX4#
PEX_RX4
PEX_RX4#
PEX_TX5
PEX_TX5#
PEX_RX5
PEX_RX5#
PEX_TX6
PEX_TX6#
PEX_RX6
PEX_RX6#
PEX_TX7
PEX_TX7#
PEX_RX7
PEX_RX7#
PEX_TX8
PEX_TX8#
PEX_RX8
PEX_RX8#
PEX_TX9
PEX_TX9#
PEX_RX9
PEX_RX9#
PEX_TX10
PEX_TX10#
PEX_RX10
PEX_RX10#
PEX_TX11
PEX_TX11#
PEX_RX11
PEX_RX11#
PEX_TX12
PEX_TX12#
PEX_RX12
PEX_RX12#
PEX_TX13
PEX_TX13#
PEX_RX13
PEX_RX13#
PEX_TX14
PEX_TX14#
PEX_RX14
PEX_RX14#
PEX_TX15
PEX_TX15#
PEX_RX15
PEX_RX15#

AG19
AG21
AG22
AG24
AH21
AH25

AG13
AG15
AG16
AG18
AG25
AH25
AH27
AH27
AH25
AN28

PEX_PLL_HVDD
PEX_SVDD_3V3

VDD_SENSE
GND_SENSE

NCP#8

PEX_TSTCLK_OUT
PEX_TSTCLK_OUT#

PEX_PLLVDD

TESTMODE

PEX_TERM#

PEX_TERM#

PEX_TERM#

PEX_TERM#

PEX_TERM#

PEX_TERM#






PEX_TERM#

PEX_TERM#

PEX_TERM#

PEX_TERM#

PEX_TERM#



dGPU reset

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

PLT_RST#

BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan, R.O.C.


GPU (1/5): PCIE/STRAPPING

CD1 DIS


Date: Tuesday, December 13, 2011

Sheet 83 of 102


88,89 FBA_D[83:0]




90,91 FBB_D[83:0]




88 FBA_DM0




90 FBB_DM0




88 FBA_DQ0




90 FBB_DQ0




88 FBA_DQ8



90 FBB_DQ8




88 FBA_DQ16



90 FBB_DQ16




88 FBA_DQ32



90 FBB_DQ32




88 FBA_DQ64



90 FBB_DQ64



88 FBA_DQ96



90 FBB_DQ96




88 FBA_DQ128








90 FBB_DQ128







BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU (3/5): DP/LVDS/CRT/GPIO			
Size	Document Number		Rev
A3	CD1 DIS		SC
Date: Tuesday, December 13, 2011		Sheet	85 of 102



TXC	27MHZ	8.5PF	61Y9503AA
7M27000149	30PPM	4P	
RIVER	27MHZ	8.5PF	61Y9503BA
FCX-04-27000J51421	50PPM	FCX-04	


Need 10mil thickness signal and 10 mil GND guard



	HYNIX 1G	HYNIX 2G	SAMSUNG 1G	SAMSUNG 2G
RAM CFG [3:0]	0010	0110	0011	0111
R8633	15K	35.7K	20K	45.3K
Vendor P/N	H5TQ1G63DFR-11C	H5TQ2G63BFR-11C	K4W1G1646G-BC11	K4W2G1646C-HC11
Wistron P/N	72.51G63.H0U	72.52G63.A0U	72.41646.Q0U	72.42164.D0U


9/2: QS Sample Wistron P/N:71.0N13P.D0U , To Define ROM_SCLCK & Strap2 in FVT. Need to update in BOM



9/2 R8628 change to 45K for GPU QS Sample for SDV



9/2 DY R8632, R8635 change to Mount for GPU QS Sample for SDV

N13P-ES4-A1	Setting	ROM_SCLCK	Strap2
	0x0DEF	0010	1111
		15Kohm pull-down	45Kohm pull-up







BOM1


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM1,2 (1/4)**
Size A3 Document Number: **CD1 DIS** Rev: **SC**
Date: Tuesday, December 13, 2011 Sheet 88 of 102




3D3V_S0 to 3D3V_VGA_S0 Transfer

12/8 SIT PQ9302




1D05V_VGA

9/27 Modify for 1D05VGA power sequence issue



Discharge Circuit



1D5V_VGA


change low Rds(on) MOSFET

AO4468, SO-8
Id=16A, Qg=9-12nC
Rds(on)=17.4-22m ohm


Design current = 6.27A (dGPU=4.23A, VRAM=2.24A)

1D5V_S0 to 1D5V_VGA trace need increase to avoid 1D5V_VGA DROP Voltage.

Park Madison Does Not Support BACO, so follow Old Sequence
Seymour Whistler Robson Support BACO, so Change Sequence



Discharge Circuit




9/2 PR9331.1 For Fixing RUN_ENABLE Gate Voltage Fail in SDV

BOM1

緯創資通 Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshien,
Taipei Hsien 221, Taiwan, R.O.C.

File
Size A2
Document Number
Date: Tuesday, December 13, 2011
Sheet 83 of 102

DISCRETE VGA POWER
CD1 DIS
Rev SC




BOM1

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>	
Title	
GPIO Extender	
Size	Document Number
A4	CD1 DIS
Date:	Rev
Tuesday, December 13, 2011	SC
Sheet 95 of 102	


(Blanking)

BOM1



<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>	<div>Rev</div>	<div>SC</div>
<div>A3</div>	<div>CD1 DIS</div>	<div>102</div>	<div>96</div>
<div>Date: Tuesday, December 13, 2011</div>		<div>Sheet</div>	<div>1</div>




Only for BF UMA
(11270) layout




close to PU4502




close to PC4134




close to U3601






close to PR4004



close to PR9209



close to R9101



12/6 RF Solution Table:

Location	CD DIS	CD UMA	BF UMA
C1427 33PF	No_ASM	No_ASM	ASM
EC4601 33PF	ASM	ASM	No_ASM
PC4126 33PF	ASM	ASM	No_ASM
PC4120 33PF	ASM	ASM	No_ASM
PC4613 33PF	ASM	ASM	No_ASM
C9705 33PF	ASM	ASM	No_ASM
PC4622 330PF	ASM	ASM	No_ASM
PR4612 2.2ohm	ASM	ASM	No_ASM
C9710 C9706 33PF	No_ASM	No_ASM	ASM
C935 0.1uF	No_ASM	No_ASM	ASM
S1 S2 Spring	No_ASM	No_ASM	ASM

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

EMI Capacitors

Size Document Number

Custom

CD1 DIS

Rev


SC

Date: Tuesday, December 13, 2011


Sheet 97 of 102



[illegible]

(AC mode)



red word: KBC GPIO








BOM1

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Power Block Diagram			
Size A3	Document Number CD1 DIS		Rev SC
Date: Tuesday, December 13, 2011	Sheet 100 of 102		

KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

