


LA46 Switchable Graphics System Schematics

Project Code: 91.4GV01.001
PCB(Raw Card): 09911-1




Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarkfield samples.	Clarkfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0


PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/ GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/ GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

N11M-GE Power Sequence




Sequence AC



PLANAR_ID[1..0]


KBC GPin	31	23	Planar ID Version	Planar PCB Version
PLANAR_IDn	1	0		
	0	0	LA46 - SA	SA
	0	1	LA46 - SB	SB
	1	0	LA46 - SB	SC
	1	1		-1




<Core Design>



Title			
04 CPU (1/7)-PEG / DMI / FDI			
Size	Document Number	Rev	
A3	LA46 MB DIS	-1	
Date:	Tuesday, January 26, 2010	Sheet	4 of 58



PROCESSOR CORE POWER
48A -->Arrandale



VCC_CORE

CPU1F

6 OF 9

AUBURNDALE

1.1V RAIL POWER

CPU CORE SUPPLY

CPU VIDS

SENSE LINES

AUBURUNF

- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AF35 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AF26 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- V35 VCC
- V34 VCC
- V33 VCC
- V32 VCC
- V31 VCC
- V30 VCC
- V29 VCC
- V28 VCC
- V27 VCC
- V26 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- R26 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

- VTT0 AH14
- VTT0 AH12
- VTT0 AH11
- VTT0 AH10
- VTT0 J14
- VTT0 J13
- VTT0 H14
- VTT0 H12
- VTT0 G14
- VTT0 G13
- VTT0 G12
- VTT0 G11
- VTT0 F14
- VTT0 F13
- VTT0 F12
- VTT0 F11
- VTT0 E14
- VTT0 E12
- VTT0 D14
- VTT0 D12
- VTT0 D11
- VTT0 C14
- VTT0 C13
- VTT0 C12
- VTT0 C11
- VTT0 B14
- VTT0 B12
- VTT0 A14
- VTT0 A13
- VTT0 A12
- VTT0 A11

- VTT0 AF10
- VTT0 AE10
- VTT0 AC10
- VTT0 AB10
- VTT0 Y10
- VTT0 W10
- VTT0 U10
- VTT0 T10
- VTT0 J11
- VTT0 J12
- VTT0 J16
- VTT0 J15

- PSI# AN33
- VID0 AK35 H_VID0
- VID1 AK33 H_VID1
- VID2 AK34 H_VID2
- VID3 AL38 H_VID3
- VID4 AL33 H_VID4
- VID5 AM33 H_VID5
- VID6 AM35 H_VID6
- PROC DPRSLPVR AM34

VTT_SELECT G15

ISENSE AN35

VCC_SENSE A134


VSS_SENSE A135

VTT_SENSE B14


VSS_SENSE_VTT A12

SB 1019 remove test point




GP








The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.






Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarkfield VTT=1.1V






SA 0901: LC require to reserve s3 reduce power circuit

SB 1022 Remove




Close to PCH on top side.





2200p close to smsc2103 chip

between CPU, VGA and DIMM on bottom side




SB 1015 change to 84.2N702.E31







2200p close to smsc2103 chip

CPU TEMP:
H_THERMDA and H_THERMDC routing 10mil trace width
and spacing. Locate Capacity near Thermal diode.




4 WIRE PWM Fan Control circuit








Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30





If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32











H =8mm


SO-DIMMB is placed farther from the Processor than SO-DIMMA






When unused all JTAG pins may be NC










PCH: 71.0IBEX.G0U














Digital Display Interface









These pins are left as NC,
because the function is disable.







BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC(Default)
1	0	Reserved
0	1	PCI
1	1	SPI



24 dGPU_PWM_SELECT# <<<< dGPU_PWM_SELECT#



These pins are left as NC,
because the function is disable.





DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high.


Sanbury Technology:
Disabled when Low.
Enable when High.

Pair	Device
0	NC
1	USB3
2	USB1
3	WLAN
4	Card Reader
5	WWAN
6	Disable (HM55)
7	Disable (HM55)
8	USB2
9	Blue Tooth
10	Finger Print
11	NC
12	Express Card
13	Camera

OC#0	Port 0 & 1	EHCI 1
OC#1	Port 2 & 3	
OC#2	Port 4 & 5	
OC#3	Port 6 & 7	EHCI 2
OC#4	Port 8 & 9	
OC#5	Port 10 & 11	
OC#6	Port 12 & 13	
OC#7	Floater OC# (not used)	








Date: Tuesday, January 26, 2010 Sheet 24 of 58

SA-0820 Move pi filter to CRT board.
SA-0823



CLK DDC1_5 <<< CLK_DDC1_5 49
DAT DDC1_5 <<< DAT_DDC1_5 49

CRT_VSYNC1 <<< CRT_VSYNC1 49
CRT_HSYNC1 <<< CRT_HSYNC1 49

L=>B0 -DIS
H=>B1 -UMA

18,23,24 dGPU_SELECT#>>>

For DIS CRT

53 NV_CRT_HSYNC >>>


53 NV_CRT_VSYNC >>>

For UMA CRT


17 PCH_HSYNC >>>

17 PCH_VSYNC >>>

Hsync & Vsync level shift



DDC_CLK & DATA level shift



L=>B0 -DIS
H=>B1 -UMA






18,23,24 dGPU_SELECT#>>>




19,23 dGPU_EDID >>>

17 PCH_DDCDATA >>>


17 PCH_DDCCLK >>>

<Core Design>






SATA Connector








ODD Connector




<Core Design>





緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title 28 HDD & ODD	
Size A3	Document Number LA46 MB DIS
Date Tuesday, January 26, 2010	Sheet 28 of 58 Rev -1




SB ASM by SW require





for AR8131M apply in the future



- 1.route on bottom as differential pairs.
2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3.No vias, No 90 degree bends.
4.pairs must be equal lengths.
5.6mil trace width, 12mil separation.
6.36mil between pairs and any other trace.
7.Must not cross ground moat,except RJ-45 moat.



LAN Connector







<Core Design>

緯創資通 Wistron Corporation
21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

Title: **30 LAN CONN**


Size: Custom Document Number: **LA46 MB DIS** Rev: -1

Date: Tuesday, January 26, 2010 Sheet: 30 of 58






USB3



Connect to USB BD



USB x 2 Connector




Bluetooth Power




Pin	Pin Name
1	V3V3
2	GND
3	USB D+
4	USB D-
5	LINK_IND


EC BIOS Flash ROM




System BIOS Flash ROM




TOUCH PAD




Finger printer



G-Sensor
















GOLDEN FINGER FOR DEBUG BOARD




<Core Design>




緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taiwan, R.O.C.


Title 35 BIOS & TP & G-Sensor & FP
Size Document Number
Customer LA46 MB DIS
Date: Wednesday, January 27, 2010 Sheet 35 of 58








<Core Design>				A
緯創資通		Wistron Corporation		
		21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C		
Title				
37 BLANK				
Size	Document Number			Rev
A3	LA46 MB			SA
Date:	Tuesday, January 26, 2010	Sheet	37 of 58	







RT8209E for 1D05V_VTT



Freq=360KHz

$$V_{out} = 0.75 * (1 + R1/R2)$$

Iomax=18A
OCP=27A

$$V_{out} = 1.1054 (Cal)$$

RT8209B_VCCP_VFB



3 1 **DY**  >>> VTT_SENSE 7
R616 0R2J-2-GP

<Core Design>


緯創資通

Wistron Corporation
21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

Title				42 RT8209E 1D05V VTT			
Size	Custom	Document Number					Rev
		LA46 MB DIS					-1
Date:	Wednesday, January 27, 2010			Sheet	42	of	58



ISL62872 FOR VGA_CORE_PWR



For 40nm GPU the Core and GPIO5/6 relationship as below:

GPI06/VID1	GPI05/VID0	Cor
0	0	0.8
0	1	0.8
1	0	0.9
1	1	1.0

```
SB 1031 R380 Change to 64.20R55.6DL
R384 Change to 64.18725.6DL
R389 Change to 64.31625.6DL
to rise up VGA voltage for NV suggestion.
```

<Core Design>


緯創資通

Wistron Corporation
21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,
Taipei Hsien 221, Taiwan, R.O.C


Title	45 ISL62872 VGA CORE
-------	-----------------------------

Size	Document Number
Custom	LA46 MB DIS


Date: Tuesday, January 26, 2010 Sheet 45 of 58



Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



<Core Design>

緯創資通

Wistron Corporation
21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

Title

47 AD / BATT CONN

Size

Document Number

LA46 MB DIS

Custom


Date:

Tuesday, January 26, 2010


Sheet

47 of 58



Rev
-1





-1 0116





SC 1130 Remove H2
-1 0110




SB





SC 1130 CHECK, H6,H7 change to ZZ.00PAD.C91







SC 1209




SB 1016 change to
ZZ.00PAD.951








SB 1016 change to
34.4Y702.101




SB 1016 change to
34.4GV07.001




SB 1016 change to
34.4GV09.001




SB 1016 change to
34.4GV08.001




SB 1016 change
to ZZ.00PAD.951




SB 1016 change to
34.4Y702.101




SB 1016 Add 34.4GV07.001





SB 1019 Add GND PAD




SB 1021 Add ZZ.00PAD.911



SB 1021 Add GNDPADSR236



-1 0116




-1 0107 ASM for EMI

<Core Design>


緯創資通

Wistron Corporation
21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,
Taipei Hsien 221, Taiwan, R.O.C


Near KB1 Keyboard




Near FAN1




Near RTC1



Near CRT_CN1



Near HDMI_CN1



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
49 AFTE TP		
Size	Document Number	Rev
A3	LA46 MB DIS	-1
Date:	Tuesday, January 26, 2010	Sheet 49 of 58



+1.5V to FBVDD Transfer

+1.05V to +1.05V_NV Transfer

+3VS to 1.8V Transfer




SC 1208
NV suggest to use 200K, need check




+3VS to 3.3V_DELAY Transfer

3.3v (580mA)

VDDR3discharge CKT



system turn on 3D3V_S0_NV --> VGA_CORE_S0
DGPU_PWROK --> FBVDD, 1D05V_S0_NV, 1D8V_S0_NV




<Core Design>


緯創資通 Wistron Corporation
21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,
Taipai Hsien 221, Taiwan, R.O.C

Title	50 NV power		
Size	Document Number	Rev	-1
Customer	LA46 MB DIS		
Date:	Tuesday, January 26, 2010	Sheet	50 of 58









<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

Title

56 N11M(6/6) GND

Size

Custom

LA46 MB DIS

Date

Tuesday, January 26, 2010


Sheet

56 of 58


Rev

-1

Mode C Command Mapping



2nd: 72.51G63.C0U (IC SDRAM H5TQ1G63BFR-12C FBGA)



SB 1031 change to 78.22520.5BL

<Core Design>

緯創資通		Wistron Corporation	
21F,88,Sec.1,Hsin Tai Wu Rd.,Hsieh, Taipei Hsien 221, Taiwan, R.O.C			
Title			
57 VRAM(1/2)			
Size	Document Number	Rev	
Custom	A46 MB DIS	-1	
Date:	Tuesday, January 26, 2010	Sheet	57 of 58

