


Project code:4PD00I010001
PCB P/N: 13302-1
Revision: A00

Cedar/Janus Block Diagram




| CHARGER | |
|-----------------------|--|
| HPA02224RGRR-1-GP 44 | |
| INPUTS | OUTPUTS |
| AD+ | DCBATOUT |
| BT+ | |
| SYSTEM DC/DC | |
| TPS51225RUKR-GP 45 | |
| INPUTS | OUTPUTS |
| DCBATOUT | 3D3V_AUX_S5 5V_AUX_S5 5V_S5 3D3V_S5 |
| CPU Core Power | |
| ISL95813HR2-GP 46, 47 | |
| INPUTS | OUTPUTS |
| DCBATOUT | VCC_CORE |
| DDR3L SUS | |
| TPS51716RUKR-GP 49 | |
| INPUTS | OUTPUTS |
| DCBATOUT | 1D35V_S3 0D65V_S0 |
| CPU 1.05V | |
| RT8237CZQW-2-GP 48 | |
| INPUTS | OUTPUTS |
| DCBATOUT | 1D05V_S0 |
| CPU 1D5V_S0 | |
| TLV70215DBVR-GP 51 | |
| INPUTS | OUTPUTS |
| 3D3V_S5 | 1D5V_S0 |
| Switches | |
| 36 83 | |
| INPUTS | OUTPUTS |
| 1D35V_S3 | 1D35V_S0 |
| 5V_S5 | 5V_S0 |
| 3D3V_S5 | 3D3V_S0 |
| 1D05V_S0 | 1D05V_VGA_S0 |
| 3D3V_S0 | 3D3V_VGA_S0 |
| 1D35V_S3 | 1D35V_VGA_S0 |

| PCB LAYER | |
|---|--|
| L1:Top L2:VCC L3:Signal L4:Signal L5:GND L6:Signal | |


(Blanking)

<Core Design>


| | | | |
|---|--|---|-------------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title (Reserved) | | | |
| Size A4 | Document Number Janus HSW 40/50/70 | | Rev A00 |
| Date: Friday, February 07, 2014 | | Sheet 3 of | 104 |

SSID = CPU

DDR3L ball type: Non-Interleaved Type



SSID = CPU



#514405

7.4

Reserved or Unused Signals

The following are the general types of reserved (RSVD) signals and connection guidelines:

- RSVD - these signals should not be connected
- RSVD_TP - these signals should be routed to a test point
- RSVD_NCTF - these signals are non-critical to function and may be left unconnected


Intel Recommend

Layout Note:

1. Referenced "continuous" VSS plane only.
2. Avoid routing next to clock pins or noisy signals.
3. Trace width: 12~15mil
4. Isolation Spacing: 12mil
5. Max length: 500mil

#514405 PCH strap pin:

| Signal Name | Description | Direction / Buffer Type |
|-------------|--|-------------------------|
| CFG[19:0] | Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate Platform Design Guide for pull-down recommendations when a logic low is desired. <ul style="list-style-type: none">• CFG[2:0]: Reserved configuration lane. A test point may be placed on the board for these lanes.• CFG[3]: MSR Privacy Bit Feature<ul style="list-style-type: none">— 1 = Debug capability is determined by IA32_Debug_Interface_MSR (C80h) bit[0] setting— 0 = IA32_Debug_Interface_MSR (C80h) bit[0] default setting overridden• CFG[4]: eDP enable<ul style="list-style-type: none">— 1 = Disabled— 0 = Enabled• CFG[19:5]: Reserved configuration lanes. A test point may be placed on the board for these lanes. | I/O GTL |



| PHYSICAL_DEBUG_ENABLED (DFX PRIVACY) | |
|--------------------------------------|---|
| CFG[3] | 0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR 1 : DISABLED |

| DISPLAY PORT PRESENCE STRAP | |
|-----------------------------|--|
| CFG[4] | 0 : ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT 1 : DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT |


<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.







| | | | | |
|-------|---------------------------|--------------------|-----------|--------|
| Title | | | CPU (CFG) | |
| Size | Document Number | Janus HSW 40/50/70 | | Rev |
| A3 | | | | A00 |
| Date: | Friday, February 07, 2014 | Sheet | 6 | of 104 |

SSID = CPU



Layout Note:

1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Length match<25mil



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | | |
|-------|---------------------------|--------------------|----------------|--------|
| Title | | | CPU (VCC CORE) | |
| Size | Document Number | Janus HSW 40/50/70 | | Rev |
| A3 | | | | A00 |
| Date: | Friday, February 07, 2014 | Sheet | 7 | of 104 |


SSID = CPU

www.vinafix.vn

DP to VGA Converter



SSID = CPU



Layout Note:

1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Length match<25mil

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size
A4

Document Number


Janus HSW 40/50/70











Rev
A00

Date: Friday, February 07, 2014

Sheet 9 of 104


SSID = CPU






MAX: 1.92A

SSID = MEMORY



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)DDR3-SODIMM2

Size

A3

Document Number

Janus HSW 40/50/70

Rev


A00

Date: Friday, February 07, 2014

Sheet 13 of 104

(Blanking)


<Core Design>

| | | | | | |
|---|--|--|---|--|-------------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title (Reserved)_SODIMM _SODIMM4 | | | | | |
| Size A4 | | Document Number Janus HSW 40/50/70 | | | Rev A00 |
| Date: Friday, February 07, 2014 | | | Sheet 14 of 104 | | |

PCH strap pin:

| Port B Detected | |
|-----------------|---|
| DDPB_CTRLDATA | <div> <div></div> <div>Low = Disable Port B (default) High = Enable Port B</div> </div> |
| DDPC_CTRLDATA | <div> <div></div> <div>Low = Disable Port C (default) High = Enable Port C</div> </div> |

The internal pull-down is disabled after PLTRST# deasserts.



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (EDP/GPIO/DDI)

Size

Document Number


Janus HSW 40/50/70

ev

Date: Friday, February 07, 2014

Sheet 15 of 104

SSID = PCH



Layout Note:

1. PCIE_RCOMP/ PCIE_IREF trace width=12~15mil
2. Isolation Spacing: 12mil
3. Total trace length<500mil

PCIE Table

| Port | Device | Share BUS |
|----------|--------|-----------|
| 1 | N/A | USB3.0_3 |
| 2 | N/A | USB3.0_4 |
| 3 | WLAN | |
| 4 | LAN | |
| 5(L0-L3) | GPU | |
| 6(L3) | HDD | SATA0 |
| 6(L2) | ODD | SATA1 |
| 6(L0-L1) | N/A | |

#515621

Table 1-3. Broadwell U PCH-LP SKUs—Flexible I/O Map


| SKU | High Speed I/O Ports | | | | | | | | | | | | | |
|---------|----------------------|----------------|------------------|------------------|--------------|--------------|-------------------------|-------------------------|---------------------|---------------------|-------------------------|-------------------------|---------------------|---------------------|
| | Port 1 | Port 2 | Port 3 | Port 4 | Port 5 | Port 6 | Port 7 | Port 8 | Port 9 | Port 10 | Port 11 | Port 12 | Port 13 | Port 14 |
| Premium | USB 3.0 Port 1 | USB 3.0 Port 2 | USB 3.0 Port 3 | USB 3.0 Port 4 | PCIe* Port 3 | PCIe* Port 4 | PCIe* Port 5 Lane 0 SSD | PCIe* Port 5 Lane 1 SSD | PCIe* Port 5 Lane 2 | PCIe* Port 5 Lane 3 | SATA 6Gb/s Port 3 | SATA 6Gb/s Port 2 | SATA 6Gb/s Port 1 | SATA 6Gb/s Port 0 |
| | | | PCIe* Port 1 SSD | PCIe* Port 2 SSD | | | GPU | GPU | GPU | GPU | PCIe* Port 6 Lane 0 SSD | PCIe* Port 6 Lane 1 SSD | PCIe* Port 6 Lane 2 | PCIe* Port 6 Lane 3 |
| Base | USB 3.0 Port 1 | USB 3.0 Port 2 | USB 3.0 Port 3 | USB 3.0 Port 4 | PCIe* Port 3 | PCIe* Port 4 | PCIe* Port 5 Lane 0 SSD | PCIe* Port 5 Lane 1 SSD | PCIe* Port 5 Lane 2 | PCIe* Port 5 Lane 3 | PCIe* Port 6 Lane 0 SSD | PCIe* Port 6 Lane 1 SSD | SATA 6Gb/s Port 1 | SATA 6Gb/s Port 0 |
| | | | PCIe* Port 1 SSD | PCIe* Port 2 SSD | | | GPU | GPU | GPU | GPU | | | | |

USB 2.0 Table

| Pair | Device |
|------|---------------------------|
| 0 | USB3.0 port1 |
| 1 | USB2.0 Port2 (Debug Port) |
| 2 | USB2.0 Port3 (IOBD) |
| 3 | X |
| 4 | CAMERA |
| 5 | WLAN |
| 6 | Touch Panel |
| 7 | Card Reader |

- **Layout Note:**

1. USB_COMP using 50 ohm single-ended impedance
2. Isolation Spacing :15mil
3. Total trace length<500mil



<Core Design>



Title

PCH (PCIE/USB)


Janus HSW 40/50/70

| | |
|------------|--|
| Rev | |
| A00 | |

Date: Friday, February 07, 2014










Sheet 16 of 104

SSID = PCH




PCH strap pin:

| On Die DSW VR Enable | |
|----------------------|--|
| DSWVRMEN | Low = Disable High = Enable (default) |
| | * This signal has no integrated pull-up/pull-down. |





SSID = PCH



SSID = CPU

PCH strap pin:

| Integrated SUS 1V VRM Enable | |
|------------------------------|--|
| INTVRMEN | Low = External VRs High = Internal VRs* |












Layout: Place at the open door area.


PCH strap pin:

| Flash Descriptor Security Override/ Intel ME Debug Mode | |
|--|----------------------------------|
| HDA_SDOUT | Low = Default * High = Enable |

The internal pull-down is disabled after PLTRST# deasserts



SSID = CPU



Layout Note:
1. Referenced "continuous" VSS plane only.
2. Avoid routing next to clock pins or noisy signals.
3. Trace width: 12-15mil
4. Isolation Spacing: 12mil
5. Max length: 500mil

PCH strap pin:

| NO REBOOT | |
|-----------|--|
| HDA_SPKR | ★ Low = Enable (Default) High = Disable |

The internal pull-down is disabled after PLTRST# deasserts

PCH strap pin:

| Top-Block Swap Override mode | |
|------------------------------|--|
| SDIO_D0 / GPIO66 | ★ High = Enable "Top-Block swap" mode ★ Low = Disable "Top-Block swap" mode (Default) |

The internal pull-down is disabled after PLTRST# deasserts

Need SW double confirm if that's needed Top-Block swap

PCH strap pin:

| TLS Confidentiality | |
|---------------------|--|
| GPIO15 | ★ Low = Disable Intel ME Crypto TLS (Default) High = Enable Intel ME Crypto TLS |

The internal pull-down is disabled after RSMRST# deasserts.

PCH strap pin:

| Boot BIOS Strap Bit BBS | |
|-------------------------|-------------------------------------|
| Boot BIOS Destination | ★ Low = SPI (Default) High = LPC |

The internal pull-down is disabled after PLTRST# deasserts

Need double confirm, GPIO table set to GPI if that's needed PH or PL

BIOS strap pin:


| BIOS VRAM Size Strap pin | BOARD_ID1 |
|--------------------------|-----------|
| 1G | 0 |
| 2G | 1 |

BIOS strap pin:



| BIOS UMA/DIS Strap pin | BOARD_ID2 |
|------------------------|-----------|
| UMA | 0 |
| DIS | 1 |

BIOS strap pin:


| BIOS UMA/DIS Strap pin | BOARD_ID3 |
|------------------------|-----------|
| N15V-GM-S(DVC40/50) | 0 |
| N15S-GT (DVC70) | 1 |

| | | | |
|--|---------------------------|-------|-----------|
|  <div> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div> | | | |
| Title | | | |
| <div> CPU (POWER2) Janus HSW 40/50/70 </div> | | | |
| Size | Document Number | Rev | |
| A3 | | A00 | |
| Date: | Friday, February 07, 2014 | Sheet | 21 of 104 |

SSID = PCH



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RSVD)



SizeA4

Document Number

RevA00

Date: Friday, February 07, 2014Sheet 22 of 104

SSID = PCH



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU(VSS)

Size
A3

Document Number







Janus HSW 40/50/70

Rev
A00

Date: Friday, February 07, 2014




Sheet 23 of 104

SSID = KBC




Layout Note:  EC_AGND

Connect GND and AGND planes via either 0R resistor or connect directly.




SSID = Flash.ROM

SPI Flash ROM(8M) for PCH




| Source | QUAD/DUAL fast read | DUAL fast read |
|----------------|---------------------|----------------|
| 72.25Q64.K01 | o | o |
| 72.25647.00A | o | o |
| 072.25B64.0001 | o | o |

Single SPI shared flash connection (SPI Quad I/O mode)



Refer to "NCPE985x/ NPCE995x board design reference guide"

SSID = RBATT



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size

Document Number

Janus HSW 40/50/70


Rev

A00


Date: Friday, February 07, 2014

Sheet 25 of 104



SSID = Thermal



| TEMPERATURE (°C) | | T_CRIT# | | | | |
|------------------|--------|---------|-------|--------|------|--------|
| | | 2KΩ | 7.5KΩ | 10.5KΩ | 14KΩ | 18.7KΩ |
| ALERT# | 2KΩ | 77 | 87 | 97 | 107 | 117 |
| | 7.5KΩ | 79 | 89 | 99 | 109 | 119 |
| | 10.5KΩ | 81 | 91 | 101 | 111 | 121 |
| | 14KΩ | 83 | 93 | 103 | 113 | 123 |
| | 18.7KΩ | 85 | 95 | 105 | 115 | 125 |



Fan controller1





5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)


<Core Design>

| | | | | | |
|---|---------------------------|--|---|--|------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | | | | |
| Reserved | | | | | |
| Size | Document Number | | | | Rev |
| A4 | Janus HSW 40/50/70 | | | | A00 |
| Date: Friday, February 07, 2014 | | | Sheet 28 of 104 | | |



SSID = AUDIO

Layout Note:




Speaker trace width >40mil @ 2W4ohm speaker power



| CONN Pin | Net name |
|----------|----------|
| Pin1 | SPK_R+ |
| Pin2 | SPK_R- |
| Pin3 | SPK_L+ |
| Pin4 | SPK_L- |



Delay circuit



<Core Design>






DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | |
|---------------------------|---------------------------|------------|-----------|
| Title | | | |
| Speaker/HPMIC | | | |
| Size A3 | Document Number | Rev | |
| Janus HSW 40/50/70 | | A00 | |
| Date: | Friday, February 07, 2014 | Sheet | 29 of 104 |


SSID = LOM

LAN TransFormer (10/100/1000M & 10/100M co-lay)

Layout note:
30 mil spacing between MDI differential pairs.



Layout:
Place near RJ45




<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | | |
|-------|---------------------------|-------|-----------|--------|
| Title | | | XFOM&RJ45 | |
| Size | Document Number | Rev | | |
| A3 | Janus HSW 40/50/70 | A00 | | |
| Date: | Monday, February 10, 2014 | Sheet | 31 | of 104 |

(Blanking)

<Core Design>

| | | | | | |
|---|---------------------------|--|---|--|------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | | | | |
| (Reserved)Card Reader | | | | | |
| Size | Document Number | | | | Rev |
| A4 | Janus HSW 40/50/70 | | | | A00 |
| Date: Friday, February 07, 2014 | | | Sheet 32 of 104 | | |

D

D

C

C

B


B

A









A




(Blanking)

<Core Design>


| | | | |
|---|--|---|-------------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title (Reserved) | | | |
| Size A4 | Document Number Janus HSW 40/50/70 | | Rev A00 |
| Date: Friday, February 07, 2014 | | Sheet 33 of | 104 |

SSID = USB






USB2.0 Port3 (IO Board)




SODIMM1 M_VREF_CA_DIMMA

Place Close SO-DIMM1



Place Close SO-DIMM1




S3 Reduction Circuit

Janus HSW 40/50/70

Rev
A00

Date: Friday, February 07, 2014

Sheet 37 of 104



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| Title | Author | Date | Page |
|-------|--------|------|------|
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | Page |
| Title | Author | Date | |

DSW

| | |
|------|----|
| Size | A4 |
|------|----|

Document Number

Janus HSW 40/50/70

Rev
A00


Date: Friday, February 07, 2014

Sheet 38 of

104


(Blanking)

<Core Design>

| | | |
|---|--|---|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title (Reserved) 1D05_M | | |
| Size A4 | Document Number Janus HSW 40/50/70 | Rev A00 |
| Date: Friday, February 07, 2014 | | Sheet 39 of 104 |


(Blanking)

<Core Design>


| | | | |
|---|---|---|--------------------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| <i>Reserved</i> | | | |
| Size A4 | Document Number <i>Janus HSW 40/50/70</i> | | Rev <i>A00</i> |
| Date: Friday, February 07, 2014 | | Sheet 40 of | 104 |

(Blanking)

<Core Design>


| | | | |
|---|--|---|-------------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| Reserved | | | |
| Size A4 | Document Number Janus HSW 40/50/70 | | Rev A00 |
| Date: Friday, February 07, 2014 | | Sheet 41 | of 104 |

SSID = PWR.Support





<Core Design>

SSID = PWR.Support



Placement: Close to Batt Connector



20.81925.009
2nd = 20.81928.009

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| Title |
|-------|
|-------|

BATT CONN

Size
A4

| |
|-----------------|
| Document Number |
|-----------------|

Janus HSW 40/50/70


Rev

A00


Date: Friday, February 07, 2014

| | | | |
|-------|----|----|-----|
| Sheet | 43 | of | 104 |
|-------|----|----|-----|

SSID = Charger




EE need pull high and net name




EC code only BQ24707

| H_PROCHOT# | AD_IA_HW | AD_IA_HW2 |
|------------|----------|-----------|
| 45W | 0 | 0 |
| 65W | 1 | 0 |
| 90W | 0 | 1 |

«Core Design»



SSID = PWR.Plane.Regulator_5v3p3v



I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP IND 3.3UH PCMC063T-3R3M Cyntec 28mohm/30mohm Isat =13.5Arms 68.3R310.20A
O/P cap:CHIP CAP POL 220U 6.3V M 6.3*4.5 /Matsuki/ 17mohm / 77.52271.09L
H/S:SIS412 / 24mohm/30mohm4.5Vgs / 84.00412.037
L/S:SIS780 / 14.5mohm/17.5mohm4.5Vgs / 84.00780.037


TPS51225 & TPS51285 Co-Lay

| | TPS51225 | TPS51285 |
|--------|----------|----------|
| PR4510 | 45.3KK | 9.09K |
| PR4511 | 110K | 22.1K |

I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CHOK 2.2UH PCMC063T-2R2M 18mohm/20mohm Isat =14Arms 68.2R210.20B
O/P cap:CHIP CAP POL 220U 6.3V M 6.3*4.5 /Matsuki/ 17mohm / 77.52271.09L
H/S:SIS412 / 24mohm/30mohm4.5Vgs / 84.00412.037
L/S:SIS780 / 14.5mohm/17.5mohm4.5Vgs / 84.00780.037

<Core Design>

SSID = CPU.Regulator



| | PR4603 | PR4614 |
|-----|-----------------------|-----------------------|
| 15W | 1.27K 64.12715.6DL | 90.9K 64.90925.6DL |
| 28W | 1.58K 64.15815.6DL | 113K 64.11335.6DL |

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ISL95813_CPUCORE(1/2)

Size

A3

Document Number

Janus HSW 40/50/70

Rev

A00

Date:


Friday, February 07, 2014

Sheet


46

of


104



Change PC4723 to 10U from 22U based on PI Simulation.



SSID = PWR.Plane.Regulator_1p05v



I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CHOKe 2.2U PCMC063T-2R2MN 18-20mohm Isat =14Arms 68.2R210.20B
O/P cap: CHIP CAP POL 330U 2.5V M 6.3*4.5 2.3Arms Matsupi/77.53371.18L
H/S: SIS1412DN-T1-GE3 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037
L/S: SIS780DN-T1-GE3 / 14.5mOhm/17.5mOhm@4.5Vgs / 84.00780.037

$$V_{out} = 0.704V * (R1 + R2) / R2$$


<Core Design>



Title **RT8237 1D05V**

| | | |
|---------------------------------|--|-------------------|
| Size A3 | Document Number Janus HSW 40/50/70 | Rev A00 |
| Date: Friday, February 07, 2014 | Sheet 48 of | 104 |


SSID = PWR.Plane.Regulator lp35v0p675v



| State | S3 | S5 | VDDR | VTTREF | VTT |
|-------|----|----|------|--------|-----------|
| S0 | Hi | Hi | On | On | On |
| S3 | Lo | Hi | On | On | Off(Hi-Z) |
| S4/S5 | Lo | Lo | Off | Off | Off |

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Janus HSW 40/50/70

Rev
A00


Date: Friday, February 07, 2014

Sheet 50 of 104


1

SSID = PWR.Plane.Regulator_1p5v


TLV70215 for 1D5V_S0



SY8208D for 1D35V_VGA_S0(1D5V)




1D5V_VGA_S0: for DDR3 VRAM only



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

Janus HSW 40/50/70

Rev

A00

Date: Friday, February 07, 2014

Sheet 53 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDMI Level Shifter/Connector

Size
A3

Document Number
Janus HSW 40/50/70

Date: Friday, February 07, 2014

Rev
X02

Sheet 54 of 104

Diagram illustrating the connection of the CRT board to the system. The CRT board (CRT1) is connected to the system via a connector (B-DUB 15P) and a connector (B-DUB 15P-252-GP). The connections are as follows:

- System Connections:**
 - SV_CRT_S0_R
 - SCD0101BUXZKX-L1-GP (5551)
 - VCC_CRT
 - NC#4
 - NC#11
 - GND
 - B-DUB 15P
 - B-DUB 15P-252-GP
- CRT Board Connections (CRT1):**
 - CRT_DCDATA_CON
 - DCDDATA_ID1
 - DCDCLK_ID3
 - CRT_R
 - CRT_RED
 - CRT_GREEN
 - CRT_BLUE
 - CRT_VSYNCON
 - VSYNCON
 - CRT_HSYNCON
 - HSYNCON











Figure 3. Slave Address Bits



SATA HDD Connector



ODD Connector



SATA Zero Power ODD



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

File **HDD/ODD**


Size A3 Document Number **Janus HSW 40/50/70** Rev **A00**

Date: Friday, February 07, 2014 Sheet 56 of 104

SSID = ESATA

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ESATA

Size
A3

Document Number
Janus HSW 40/50/70


Date: Friday, February 07, 2014

Rev
A00

Sheet 57 of 104

SSID = Wireless

Mini Card Connector(802.11a/b/g)



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Mini Card (WLAN)

Size

A4

Document Number

Janus HSW 40/50/70

Rev


A00

Date: Friday, February 07, 2014

Sheet 58 of 104


(Blanking)

<Core Design>


| | | | |
|---|--|---|-------------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| Reserved | | | |
| Size A4 | Document Number Janus HSW 40/50/70 | | Rev A00 |
| Date: Friday, February 07, 2014 | | Sheet 59 of | 104 |

(Blanking)

<Core Design>

| | | | | | |
|---|--|--|---|--|-------------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title (Reserved) | | | | | |
| Size A4 | Document Number Janus HSW 40/50/70 | | | | Rev A00 |
| Date: Friday, February 07, 2014 | | | Sheet 60 of 104 | | |

Power button



The schematic diagram illustrates the LED driver circuit for the 84.00144.N11 module, featuring two channels: AMBER and WHITE. Both channels utilize MOSFETs (Q6104 for AMBER, Q6103 for WHITE) driven by a 5V_S5 source. The AMBER channel includes a resistor R6104 and a diode EC6105, connected to the CHG_AMBER_LED# input and the BAT_AMBER output. The WHITE channel includes a resistor R6105 and a diode EC6105, connected to the BATT_WHITE_LED# input and the BAT_WHITE output. The circuit is powered by a 5V_S5 source and a 5V_S5 source.


Battery LED2 (WHITE_LED)
Low actived from KBC GPIO



| | | | |
|------------------------------|---------------------------|-------------|------------|
| Title | | | |
| LED Bard/Power Button | | | |
| Size A4 | Document Number | | Rev |
| | Janus HSW 40/50/70 | | A00 |
| Date: | Friday, February 07, 2014 | Sheet 61 of | 104 |

SSID = KBC

Internal Keyboard Connector (DVC40)




20.K0592.030
2nd = 20.K0565.030
3rd = 20.K0621.030

CAP LED Control
LOW actived from KBC GPIO



84.00144.N11


Internal Keyboard Connector (DVC50/DVC70)



20.K0592.030
2nd = 20.K0565.030
3rd = 20.K0621.030

SSID = Touch.Pad

BDW: Support PTP




Touch Pad Connector

| Pin number | Pin name |
|------------|----------|
| 1 | VDD |
| 2 | DAT(I2C) |
| 3 | CLK(I2C) |
| 4 | GND |
| 5 | ATTN |
| 6 | GPIO |
| 7 | DAT(PS2) |
| 8 | CLK(PS2) |


20.K0665.008
2nd = 20.K0667.008

Need to check if it is Active High or Active Low
and check if there is PH on TPAD side.



| | | |
|---------------|---|---------|
| TP_VDD | 1 | AFTP623 |
| TPCLK_C | 1 | AFTP623 |
| TPDATA_C | 1 | AFTP623 |
| E2C1_SCL_R | 1 | AFTP623 |
| E2C1_SDA_R | 1 | AFTP624 |
| INT_TP# | 1 | AFTP624 |
| TP_LID_CLOSE# | 1 | AFTP624 |

Keyboard Backlight (DVC70)



KB Backlight Power Consumption: 285mA max.


<Core Design>



Key Board/Touch Pad




Number **Janus HSW 40/50/70**

| | | | |
|----------------------------|--|-------------------|-----|
| Key Board/Touch Pad | | | |
| Size A2 | Document Number Janus HSW 40/50/70 | Rev A00 | |
| Date: | Friday, February 07, 2014 | Sheet 62 of | 104 |



USB2.0 Port3 Card Reader LED


The maximum range of the PMOS output current in RTS5170 (Card Reader IC) is 400mA



<Core Design>

| | | | |
|------------------------------------|--|---|-------------------|
| DELL | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title IO Board Connector | | | |
| Size A4 | Document Number Janus HSW 40/50/70 | | Rev A00 |
| Date: Friday, February 07, 2014 | | Sheet 63 of 104 | |


SSID = User.Interface



<Core Design>

| | | | |
|---------------------------------|--|---|-------------------|
| DELL | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title Hall Sensor | | | |
| Size A4 | Document Number Janus HSW 40/50/70 | | Rev A00 |
| Date: Friday, February 07, 2014 | | Sheet 64 of 104 | |

SSID = DEBUG PORT



20.D0075.110: Dummy Pad with solder mask is ZZ.00PAD.Y41
DB1 Optional: New one smaller LPC connector is 20.F1180.010.

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector


| | | |
|------------|--|-------------------|
| Size A4 | Document Number Janus HSW 40/50/70 | Rev A00 |
|------------|--|-------------------|

Date: Friday, February 07, 2014

Sheet 65 of 104

(Blanking)

<Core Design>

| | | | |
|---|---|---|--------------------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| <i>Reserved</i> | | | |
| Size A4 | Document Number <i>Janus HSW 40/50/70</i> | | Rev <i>A00</i> |
| Date: Friday, February 07, 2014 | | Sheet 66 of | 104 |

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Janus HSW 40/50/70

Rev


A00

Date: Friday, February 07, 2014

Sheet 67 of 104

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

| | | |
|------|---------------------------|------------|
| Size | Document Number | Rev |
| A3 | Janus HSW 40/50/70 | A00 |

| | |
|---------------------------------|-----------------|
| Date: Friday, February 07, 2014 | Sheet 68 of 104 |
|---------------------------------|-----------------|



D

D

C

C


B

B

A


A

<Core Design>

| | | | |
|---|---------------------------|--|------------|
|  | | Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| USB3.0 PORT | | | |
| Size | Document Number | | Rev |
| A3 | Janus HSW 40/50/70 | | A00 |
| Date: | Friday, February 07, 2014 | Sheet | 69 of 104 |

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Janus HSW 40/50/70

Rev


A00

Date: Friday, February 07, 2014

Sheet 70 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Janus HSW 40/50/70

Date: Friday, February 07, 2014


Rev
A00

Sheet 71 of 104

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Janus HSW 40/50/70

Rev
A00

Date: Friday, February 07, 2014

Sheet 72 of 104

1





Figure 18-11. GC6 2.0 High-level Signal Connection Concept

N15V-GM-S-A2: 071.0N15V.0A0U
 N15V-GM-S is GF117.
 N15S-GT is GM108.

<Core Design>

[illegible]

Pin connection diagram for the 71.0N14M.50U OPS module. The diagram shows the module's pin headers connected to a 14-pin D-sub connector. Pin 1 (VCC) is connected to +5V. Pin 2 (GND) is connected to GND. Pin 3 (TXD) is connected to TXD. Pin 4 (RXD) is connected to RXD. Pin 5 (TXD) is connected to TXD. Pin 6 (RXD) is connected to RXD. Pin 7 (TXD) is connected to TXD. Pin 8 (RXD) is connected to RXD. Pin 9 (TXD) is connected to TXD. Pin 10 (RXD) is connected to RXD. Pin 11 (TXD) is connected to TXD. Pin 12 (RXD) is connected to RXD. Pin 13 (TXD) is connected to TXD. Pin 14 (RXD) is connected to RXD. The module is labeled '71.0N14M.50U OPS'.






Table 3-33. SP_PLLVDD and VID_PLLVDD Power Rail Filtering Combined[illegible]

| | | Strap | |
|---------------|---------|-------|----------------------|
| 128Mx16 DDR3L | Hynix | 0x9 | H5TC2G63FFR-11C |
| | Micron | 0xA | MT41K128M16JT-107G:K |
| | Samsung | 0xB | K4W2G1646E-BY11 |
| 256Mx16 DDR3L | Hynix | 0x3 | H5TC4G63AFR-11C |
| | Micron | 0x4 | MT41K256M16HA-107G:E |
| | Samsung | 0x5 | K4W4G1646D-BC1A |

Table 15-2. Resistance Mapping to Hex Values

| Resistor Values | Pull-Up to 3V3_MAIN | Pull-Down to GND |
|-----------------|---------------------|------------------|
| 4.99 kΩ | 1000 | 0000 |
| 10.0 kΩ | 1001 | 0001 |
| 15.0 kΩ | 1010 | 0010 |
| 20.0 kΩ | 1011 | 0011 |
| 24.9 kΩ | 1100 | 0100 |
| 30.1 kΩ | 1101 | 0101 |
| 34.8 kΩ | 1110 | 0110 |
| 45.3 kΩ | 1111 | 0111 |



(DS-06814-001)

Table 9. N15V-GM Binary Strap Mode Mapping

| Strap Pin Name | Strap Mapping | Resistance | Polarity |
|----------------|----------------|------------|--|
| ROM_SCL | SMB_ALT_ADDR | 10kΩ | Pull-down to GND |
| ROM_SDA | SUB_VENDOR | 10kΩ | <ul style="list-style-type: none"> Pull-up to 3V3 if VBIOS ROM exists Pull-down to GND if no VBIOS ROM |
| ROM_S0 | VGA_DEVICE | 10kΩ | Pull-down to GND (no display) |
| STRAP0 | RAM_CFG[0] | 10kΩ | See note below |
| STRAP1 | RAM_CFG[1] | 10kΩ | See note below |
| STRAP2 | RAM_CFG[2] | 10kΩ | See note below |
| STRAP3 | RAM_CFG[3] | 10kΩ | See note below |
| STRAP4 | PCIE_MAX_SPEED | 10kΩ | Pull-down to GND |

(RVL-06891-001)N15V- **GM** -S DDR3L Recommended Memories

| | | Strap | | STRAP3 | STRAP2 | STRAP1 | STRAP0 |
|---------------|---------|-------|----------------------|--------|--------|--------|--------|
| 128Mx16 DDR3L | Hynix | 0xC | H5TC2G63FFR-11C | 1 | 1 | 0 | 0 |
| | Micron | 0x1 | MT41K128M16JT-107G:K | 0 | 0 | 0 | 1 |
| | Samsung | 0x5 | K4W2G1646E-BY11 | 0 | 1 | 0 | 1 |
| 256Mx16 DDR3L | Hynix | 0x4 | H5TC4G63AFR-11C | 0 | 1 | 0 | 0 |
| | Micron | 0xD | MT41K256M16HA-107G:E | 1 | 1 | 0 | 1 |
| | Samsung | 0x9 | K4W4G1646D-BC1A | 1 | 0 | 0 | 1 |




(DS-06814-001)


Table 10. Multi-Level Strap Differences

| Physical Strapping Pin | GPU | Logical Strapping Bit 1 | Logical Strapping Bit 2 | Logical Strapping Bit 1 | Logical Strapping Bit 0 |
|------------------------|--------------------------------|--|----------------------------|------------------------------|---------------------------------|
| ROM_SCLK | H155-GV H155-GM/-GT | PCI_DEVID[4] SOR3_EXPOSED | SUB_VENDOR SOR2_EXPOSED | PCI_DEVID[5] SOR1_EXPOSED | PSS_PLL_EN_TERM SOR0_EXPOSED |
| ROM_SI | All G82-64 H44 and G82B-64 H45 | FB_CFG[3] | RAM_CFG[2] | RAM_CFG[1] | RAM_CFG[0] |
| ROM_SO | H155-GV H155-GM/-GT | FB[1] | FB[0] | SMB_ALT_ADDR | VGA_DEVICE |
| STRAP0 | H155-GV H155-GM/-GT | USER[3] Reserved (Keep pull-up and pull-down footprints and stuff 50kΩ pull-up) | USER[2] | USER[1] | USER[0] |
| STRAP1 | H155-GV H155-GM/-GT | 3GIO_PADCFG[3] Reserved (Keep pull-up and pull-down footprints and leave them not stuffed by default) | 3GIO_PADCFG[2] | 3GIO_PADCFG[1] | 3GIO_PADCFG[0] |
| STRAP2 | H155-GV H155-GM/-GT | PCI_DEVID[3] Reserved (Keep pull-up and pull-down footprints and leave them not stuffed by default) | PCI_DEVID[2] | PCI_DEVID[1] | PCI_DEVID[0] |
| STRAP3 | H155-GV H155-GM/-GT | SOR3_EXPOSED Reserved (Keep pull-up and pull-down footprints and leave them not stuffed by default) | SOR2_EXPOSED | SOR1_EXPOSED | SOR0_EXPOSED |
| STRAP4 | H155-GV H155-GM/-GT | RESERVED Reserved (Keep pull-up and pull-down footprints and leave them not stuffed by default) | PCIE_SPEED_CHA HGE_G3H3 | PCIE_MAX_SPEED | DP_PLL_VDD033V |


| | N15V-6812 | N15V-6815 |
|------------------|----------------------|--|
| Chip | N15V-GM | N155-GT |
| Device ID | 0x1140 | 0x1341 |
| Memory interface | sDDR3 | sDDR3 |
| Package | 595 ball BGA 23x23mm | 595 ball BGA 23 x 23 mm #08 ball BGA 29 x 29 mm |








<Core Design>

| | | | | | |
|---|---------------------------|----------|---|--------|------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title | | | | | |
| GPU-VRAM5,6 (3/4) | | | | | |
| Size | Document Number | | | | Rev |
| A3 | Janus HSW 40/50/70 | | | | A00 |
| Date: Friday, February 07, 2014 | | Sheet 80 | | of 104 | |




<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | |
|---------------------------------|--------------------|-----|
| Title | | |
| GPU-VRAM7,8 (4/4) | | |
| Size | Document Number | Rev |
| A3 | Janus HSW 40/50/70 | A00 |
| Date: Friday, February 07, 2014 | | |
| Sheet 81 of 104 | | |



N15V_GM_S Config D

Design Current=33.5A
56.65A <OCP< 66.7A


| Component | N15V-GM-S Config D | N15-S-07-S Config B |
|----------------|-----------------------|------------------------|
| R1 (PR8222) | 27K | 20K |
| R2 (PR8204) | 64.27025,60L | 64.20025,60L |
| R3 (PR8208) | 7.5K | 20K |
| R4+R5 (PR8209) | 64.75015,60L | 64.20025,60L |
| C (PC8223) | 0 | 2K |
| | 63.80034,10L | 64.20015,60L |
| | 7.87K | 18K |
| | 64.78715,60L | 64.18025,60L |
| | 5.4nF | 2.7nF |
| | 78.56222,2FL | 78.27224,2FL |

| PWM-VID Specification | Config A | Config B | Config C | Config D |
|---|----------|----------|----------|----------|
| Vmin | 0.6 | 0.6 | 0.6 | 0.9 |
| Vmax | 1.2 | 1.2 | 1.15 | 1.15 |
| Vboot | 0.875 | 0.9 | 0.9 | 1.028 |
| Voltage Step Vstep | 6.25 | 6.25 | 25 | 12.5 |
| Number of Voltage Levels N | level | 96 | 20 | 20 |
| PWM Frequency F _{SW} | MHz | 1.125 | 0.676 | 0.676 |
| PWM Minimum Pulse Width T _{ON} | ns | 9.26 | 74 | 74 |
| VID Transient Time T | <100 | <100 | <100 | <100 |
| Component Value | | | | |
| R1 (1k) | KQ | 39 | 20 | 39 |
| R2 (1k) | KQ | 39 | 20 | 30 |
| R3 (1k) | KQ | 1.5 | 2 | 3 |
| R4 (1k) | KQ | 30 | 18 | 24 |
| R5 (1k) | KQ | 1.5 | 0 | 3 |
| C | nF | 1.5 | 2.7 | 1.8 |

I/P cap: 10U 25V X805 X5R/ 78.10622.51L
Inductor:CHIP CHORE 0.22UH PCMC104T-R22/ 1mohm/ Isat =60A rms /68.R2210.10C
O/P cap: CHIP CAP EL 330U 2.5V M6.3*4.4 Chemi-con/79.3371V.6CL
H/S: SIRA14DP-T1-GE3 / 6.8mohm/8.5mOhm4.5Vgs/ 84.A14DP.037
L/S: SIRA06DP-T1-GE3 / 2.75mohm/3.5mOhm4.5Vgs/ 84.SRA06.037

<Core Design>

```
3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Core should ramp-up before 1D5V_VGA_S0
1D35V_VGA_S0 should ramp-up before 1D05V_VGA_S0
```



| CTx (pF) | Rise Time (µs) 10% - 90%, COU = 0.1µF @ VIN; VOUT=0 ohm load | | | | | | | |
|----------|--|-------|------|------|------|-------|------|------|
| | Typical values @ 25°C, 25V X7R 10% ceramic cap | | | | | | | |
| | 5V | 3.3V | 1.8V | 1.5V | 1.2V | 1.05V | 1V | 0.8V |
| 0 | 107 | 72 | 46 | 41 | 36 | 34 | 33 | 29 |
| 220 | 425 | 276 | 146 | 122 | 103 | 91 | 88 | 74 |
| 270 | 489 | 316 | 172 | 139 | 121 | 107 | 104 | 84 |
| 470 | 774 | 487 | 272 | 224 | 181 | 159 | 154 | 123 |
| 680 | 1108 | 708 | 375 | 317 | 242 | 221 | 213 | 168 |
| 1000 | 1561 | 1007 | 546 | 441 | 364 | 314 | 299 | 234 |
| 2200 | 3600 | 2289 | 1240 | 1019 | 817 | 681 | 665 | 539 |
| 4700 | 7757 | 5092 | 2674 | 2203 | 1808 | 1592 | 1516 | 1177 |
| 10000 | 15700 | 10310 | 5601 | 4659 | 3674 | 3401 | 3197 | 2562 |


Table 1. Rise time vs. CTx value

<Core Design>



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Janus HSW 40/50/70

Date: Friday, February 07, 2014


Rev
A00

Sheet 84 of 104

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Janus HSW 40/50/70


Date: Friday, February 07, 2014

Rev
A00

Sheet 85 of 104


Reserved

SSID = Mechanical




SSID = EMI

Mind the voltage rating of the caps.



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

| | | |
|-------|---------------------------|-----------------|
| Size | Document Number | Rev |
| A3 | Janus HSW 40/50/70 | A00 |
| Date: | Friday, February 07, 2014 | Sheet 87 of 104 |

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

| | | |
|-------|---------------------------|-----------------|
| Size | Document Number | Rev |
| A3 | Janus HSW 40/50/70 | A00 |
| Date: | Friday, February 07, 2014 | Sheet 88 of 104 |

5

4

3

2

1

D

D

C

C

B


B

A

A


(Blanking)

<Core Design>

| | | | | | |
|---|--|--|---|--|-------------------|
|  | | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title (Reserved)Finger Print | | | | | |
| Size A4 | Document Number Janus HSW 40/50/70 | | | | Rev A00 |
| Date: Friday, February 07, 2014 | | | Sheet 89 of 104 | | |

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Free Fall Sensor

| | | |
|------------|---|--------------------------|
| Size A3 | Document Number <i>Janus HSW 40/50/70</i> | Rev <i>A00</i> |
|------------|---|--------------------------|

| | |
|---------------------------------|-----------------|
| Date: Friday, February 07, 2014 | Sheet 90 of 104 |
|---------------------------------|-----------------|

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Janus HSW 40/50/70

Date: Friday, February 07, 2014


Rev
A00

Sheet 91 of 104

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
Janus HSW 40/50/70

Date: Friday, February 07, 2014

Rev
A00

Sheet 92 of 104

Reserved




<Core Design>

| | | | |
|---|--|---|-------------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| Express Card | | | |
| Size A3 | Document Number Janus HSW 40/50/70 | | Rev A00 |
| Date: Friday, February 07, 2014 | | Sheet 93 of | 104 |

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size

A3

Document Number

Janus HSW 40/50/70

Rev


A00

Date: Friday, February 07, 2014

Sheet 94 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size
A3

Document Number
Janus HSW 40/50/70


Rev
A00

Date: Friday, February 07, 2014


Sheet 95 of 104

SSID = XDP

CPU XDP



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU/PCH XDP

Size
A4


Document Number
Janus HSW 40/50/70

Rev
A00


Date: Friday, February 07, 2014

Sheet 96 of 104

Shark Bay Platform Power Sequence




N14P-GT Power-Up/Down Sequence




For power-down, reversing the ramp-up sequence is recommended.



(DC mode)

Red Words: Controlled by EC GPIO




Wistron SHARK BAY POWER UP SEQUENCE DIAGRAM







PCH SMBus Block Diagram




KBC SMBus Block Diagram




CLK Block Diagram



Thermal Block Diagram




Audio Block Diagram



[illegible][illegible]

| 5 | 4 | 3 | 2 | 1 |
|---------|------|------|-------------|---|
| VERSION | DATA | PAGE | Change Item | |

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | |
|---------------------------------|--|-------------------|
| Title | | |
| Change History | | |
| Size A3 | Document Number Janus HSW 40/50/70 | Rev A00 |
| Date: Friday, February 07, 2014 | Sheet 104 of | 104 |