


Table of Contents	
PAGE	DESCRIPTION
1	BLOCK DIAGRAM
2	Front Page
3-6	Sandy Bridge (CPU)
7-12	CougarPoint (PCH)
13	DDR3 DIMM-0-RVS(4.0H)
14	DDR3 DIMM-1-RVS(8.0H)
15-19	N12M (GPU)
20	HDMI CONN
21	CRT CONN
22	LCD CONN
23	LAN(RTL8111E-VB-GR)
24	AL269/MIC/LINE-OUT
25	SATA HDD/ESATA/CD-ROM
26	Card Reader (RTS5139)
27	USB2.0*1/WLAN/BT
28	USB3.0 or USB2.0
29	FAN /THERMAL
30	K/B, T/P
31	B TO B CON/LED
32	KBC IT8518
33	Screw Hole/EMI/ESD
34	Discharge
35	Charger (ISL88731)
36	DDR3/0.75V(RT8207LGQW)
37	3V/5V (RT8206MGQW)
38	+1.8V (HPA00835RTER)
39	GFX_CORE (OZ8117)
40	+0.85V (OZ8117)
41	+1.05_PCH (OZ8117)
42	IMVP7 2+1 (ISL95831)
43	KL5A Power On Sequence
44	EC Tracking Record A


Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	10V~+20V	22,33,35,36,37,39,40,41,42	MAIN POWER		S0-S5
+3V_RTC	+3.0V~+3.3V	07,08,11,12,32	RTC		S0-S5
+3VPCU	+3.3V	07,08,22,23,25,30,31,32,34,35,37,38	ITE8052 POWER	3V5V_EN	S0-S5
+5VPCU	+5V	25,34,35,36,37,38,39,40,41	DC/DC POWER IC SOURCE	3V5V_EN	S0-S5
+15V	+15V	22,25,27,34,36,37,38,41	LARGE POWER	3V5V_EN	S0-S5
LANVCC	+3.3V	23,34	LAN POWER	LAN_ON	
+5V_S5	+5V	11,22,25,27,28,34	PCH SUS POWER	S5_ON	S0-S3
+3V_S5	+3.3V	03,07,08,09,10,11,27,28,31,32,34	Sys Management,PCH Resume Well,Intel HD Audio,USB,WLAN WIMAX POWER	S5_ON	S0-S3
GFX_CORE	+0.9V~+1.2V	15,34,39	VGA CORE POWER	MAINON	S0
+0.75V_DDR_VTT	+0.75V	5,14,32	DDR3 SODIMM REFERENCE POWER	SYS_PWROK	S0
+5V	+5V	07,08,11,20,21,24,25,29,30,31,32,34,35,42	SLP_S3# CTRLD POWER	MAINON	S0
+3V	+3.3V	07,08,09,10,11,13,14,15,20,21,22,23,24,25,26,27,28,29,31,32,34,35,39,40,41,42	SLP_S3# CTRLD POWER	MAINON	S0
+1.8V	+1.8V	05,08,11,34,38	LVDS,NVM POWER	MAINON	S0
+1.5V	+1.5V	11,25,27,34	Mini PCIe,Express Card POWER	MAINON	S0
+1.05V_PCH	+1.05V	03,05,07,08,09,11,34,36,41	PCH CORE POWER	MAINON	S0
+VCC_CORE		05,34,42	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	22	LCD Power	INT_LVDS_VDDEN	S0
BAT-V	+10V~+17V	35	MAIN BATTERY	CHG_PBATT	S0-S5

Sandy Bridge Processor (CLK,MISC,JTAG)





Processor pull-up(CPU)



Sandy Bridge Processor (DDR3)

04





Sandy Bridge Processor (POWER)

Sandy Bridge Processor (GRAPHIC POWER)

CPU Core Power
SNB 45W:55A,36A(TDP)
 22uF x 32
 22uF x 3 (Non-stuff)


POWER




CPU VTT
SNB 45W:8.5A
 22uF x 10
 22uF x 6 (Non-stuff)

22uF (Reserved)

CPU VGT
SNB 45W:24A
 22uF x 12
 22uF x 4 (Reserved)



CPU VCCPL
SNB 45W:1.2A
 330uF/7mohm x 1
 10uF x 1
 1uF x 2



POWER

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC

1.8V RAIL

SENSE LINES

VREF

DDR3 - 1.5V RAILS

SA RAIL

MISC



1.8V RAIL

SENSE LINES

Sandy Bridge Processor (GND)

Sandy Bridge Processor (RESERVED, CFG)



06



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



CFG[6:5] (PCIe Port Bifurcation Straps)



11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled





Size Custom	Document Number Sandy Bridge 4/4	Rev 1A
----------------	--	-----------

Date: Friday, October 29, 2010 Sheet 6 of 45


U17C




System PWR_OK(CLG)





DPWROK FOR DSW




08





Cougar Point (GPIO,VSS_NCTF,RSVD)

GPIO Pull-up/Pull-down(CLG)




PROJECT KL5A
Quanta Computer Inc.


Size Custom
Date: Friday, October 29, 2010
Document Number
Cougar Point 4/6
Rev 1A

Sheet 10 of 45




COUGAR POINT (POWER)




Cougar Point-M (POWER)




IBEX PEAK-M (GND)





DDR_RVS (DDR)

14



15






Figure 3.12 Recommended Power Sequencing Order

NVVDD Maximum Settling Time




PEX_RST timing







220 mA (1.05V +/- 3%)





220 mA (1.8V)



220 mA



285 mA (1.05V +/- 3%)



The following guidelines only apply to a fully unused IFP macro:

- Pull down IFPxy_IOVDD with 10 kΩ resistor
- Pull down IFPxy_PLLVDD with 10 kΩ resistor
- The other IO pins can be NC
- It is also recommended that footprints for both a 10 kΩ resistor to ground and a 10 kΩ resistor to power be implemented as stuffing options to allow for flexibility in design options

The circuit shown in Figure 6.12 shows the connection for an unused IFP macro.





Figure 6.12 Unused IFP Interface



7.4 Unused DAC Interface

To disable a DAC interface:


- Pull down the DACx_VDD with a 10 kΩ resistor
- The other DAC IO pins (including DACx_VREF, DACx_RSET) can be NC



STUFF PDs on XTALSSIN and XTALOUTBUFF WHEN EXT_SS
Install it when not connected to Spread spectrum device




nV FAE suggest that the device ID for N12M-GS-S is 0x1054.-0909





9.5 Unused I2C Pins

For unused dedicated (non-AUX) I2C pins, pull-up both the I2Cx_SCL, I2Cx_SDA, to 3.3 V using 2.2 kΩ resistors, routing.




19





HDMI Hot-PLUG to EC and GPU





UMA Only / HDMI



[7] INT_HDMI_TXDP2	C902	0.1u/10V/X5R_4	HDMI TX2+
[7] INT_HDMI_TXDN2	C596	0.1u/10V/X5R_4	HDMI TX2-
[7] INT_HDMI_TXDP1	C597	0.1u/10V/X5R_4	HDMI TX1+
[7] INT_HDMI_TXDN1	C594	0.1u/10V/X5R_4	HDMI TX1-
[7] INT_HDMI_TXDP0	C590	0.1u/10V/X5R_4	HDMI TX0+
[7] INT_HDMI_TXDN0	C588	0.1u/10V/X5R_4	HDMI TX0-
[7] INT_HDMI_TXCP	C587	0.1u/10V/X5R_4	HDMI CLK+
[7] INT_HDMI_TXCN	C586	0.1u/10V/X5R_4	HDMI CLK-

[7] INT_HDMI_SCL R28 0_4_short HDMI_SCL_R


[7] INT_HDMI_SDA R25 0_4_short HDMI_SDA_R

[7] INT_HDMI_HPD R30 0_4_short HDMI_HPD_R










LCDVCC




Back light



LANVCC




Note 1: The Trace length between L1 and 8111DL's Pin 1 must be within 0.5 cm. C5 and C8 to L1 must be within 0.5cm. Refer to Layout guide for more detail.



* C5110 to C5113 are for U5006 VDD33 pins-- 1, 29, 37 and 40.


Place C5113, C5094 closed to U5006 pins 44, 45, and 40.




* C5119 to C5123 are for U5006 VDD12 pins-- 10, 13, 30, 36, 39.

Layout: All termination signal should have 20 mil trace

Transformer




RJ45 Connector




CODEC(ADO)


Close to CODEC




INTERNAL MIC



Codec Power(ADO)




Earphone(AMP)




HDA Power(ADO)


*Intel HDA Either +1.5V_S5 or +3V_S5




System MIC(AMP)





Speaker(AMP)



PC BEEP



25



EN	AUTO_EN	0/1EQ	0/1EQ	0/1_BST#	0/1_BST#	0/1_PRE	0/1_PRE	Function
0	X	X	X	X	X	X	X	Standby
1	0	X	X	X	X	X	X	disable auto power saving
1	1	X	X	X	X	X	X	enable auto power saving
1	X	0	X	X	X	X	X	Short and medium length
1	X	X	1	X	X	X	X	Long length
1	X	X	X	0	X	X	X	Output :800~1200 mVpp
1	X	X	X	X	1	X	X	Output :400~700 mVpp
1	X	X	X	X	X	0	X	Pre-emphasis disabled
1	X	X	X	X	X	X	1	Pre-emphasis enabled

SD/MMC		MS	XD
SP1	SD D7		XD RDY
SP2	SD D6		XD RE#
SP3	SD D5		XD CE#
SP4	SD D4		XD WE#
SP5		MS BS	XD CLE
SP6		MS D5	XD ALE
SP7		MS D1	XD WP#
SP8		MS D4	XD D0
SP9		MS D0	XD D1
SP10		MS D2	XD D2
SP11		MS D6	XD D3
SP12		MS D3	XD D4
SP13		MS D7	XD D5
SP14		MS CLK	XD D6
SP15	SH WP		XD D7

RTS5139-GR

24MHz
12MHz
12MHz
(Crystal)

9] CLK_48M_CARD

1] DM
2] DP
3] NC
4] NC
5] NC
6] NC
7] NC
8] GND
9] NC
10] NC
11] 3V3_IN
12] Card_V3

13] XD_CD#
14] D/V33_18
15] GND
16] SP1
17] SP2
18] SP3
19] SP4
20] SD_D1_R
21] SD_D0_R
22] SD_CLK_R
23] SD_CMD_R
24] SD_D3_R
25] SD_D2_R

26] GND
27] CLK_MODE[1]
28] SD_D2

29] SP6
30] SP7
31] SP8
32] SP9
33] SP10
34] SP11
35] SP12
36] SP13

37] SP14
38] SP15
39] SD_CD#
40] MS_CD#
41] GPIO
42] CLK_MODE[0]
43] XTCLK_IN
44] XTLO
45] NC
46] RST#
47] DV18
48] RREF

49] R413 *10K_4
50] R414 6.19K/F_4
51] C409 1U/6.3V/XSR_4
52] C412 12MHz
53] C410 5.6P/50V_4
54] C411 5.6P/50V_4
55] R415 270K_4
56] Y6 12MHz 30ppm
57] Short_4 NC
58] R423 0_8
59] C418 10U/6.3V/XSR_6
60] C417 0.1U/10V/XSR_4
61] VCC_XD_0
62] C416 0.1U/10V/XSR_4
63] C421 4.7U/6.3V/XSR_6
64] C422 0.1U/10V/XSR_4


65] XD_CD#
66] D/V33_18
67] GND
68] SP1
69] SP2
70] SP3
71] SP4
72] SD_D1_R
73] SD_D0_R
74] SD_CLK_R
75] SD_CMD_R
76] SD_D3_R
77] SD_D2_R


78] GND
79] CLK_MODE[1]
80] SD_D2

81] SP6
82] SP7
83] SP8
84] SP9
85] SP10
86] SP11
87] SP12
88] SP13




89] SP14
90] SP15
91] SD_CD#
92] MS_CD#
93] GPIO
94] CLK_MODE[0]
95] XTCLK_IN
96] XTLO
97] NC
98] RST#
99] DV18
100] RREF

101] R413 *10K_4
102] R414 6.19K/F_4
103] C409 1U/6.3V/XSR_4
104] C412 12MHz
105] C410 5.6P/50V_4
106] C411 5.6P/50V_4
107] R415 270K_4
108] Y6 12MHz 30ppm
109] Short_4 NC
110] R423 0_8
111] C418 10U/6.3V/XSR_6
112] C417 0.1U/10V/XSR_4
113] VCC_XD_0
114] C416 0.1U/10V/XSR_4
115] C421 4.7U/6.3V/XSR_6
116] C422 0.1U/10V/XSR_4












KEYBOARD




Touch pad




VGA UMA/DIS SWITCH




FOR ESD

USB BOARD
Right


CCD BOARD




RF ON/OFF SWITCH




CAPACITANCE BUTTON BOARD






Screw for ME




SMT GUIDE	H=4mm	PN: MBIM3001010
SMT NUT	H=4mm	PN: MBIM3002010

CPU BKT




non-connect GND for ESD





SMT NUT	H=5.1mm	PN: MBKL6001010
---------	---------	-----------------

Pad for Layout mask




ME-other holes

圓型螺孔(8個衛兵孔)*7 for ESD




NPTH



EMI




ESD





+3V, +5V, 1.5V























KL5A / Z370 Huron River Schematic EC Tracking Record A (for SDV --> SIV,B)August 5, 2010

EC #	Page	CMVC#	Description	Date	Part Affected
B-00	24		Separate D25 to two single Diodes.	0816,1100	D25
B-01	10,22		Add Color Engine detect pin(PCH GPIO 70).	0816,1100	U17
B-02	9,27,28		Reserve USB3.0 solution for LC request.	0816,1500	U41
B-03	9		Modify PH of PCIE_CLKREQ_WLAN/LAN# to +3V for avoiding leakage current.	0816,1500	U17
B-04	10		Make Board ID table for BIOS control.	0816,1500	
B-05	26		Modify sch of card reader.	0818,1500	U25, CN9
B-06	10		NC R526 for boot issue.	0824,1500	R526
B-07	22		Add 2.2K PH for LVDS EDID used.	0824,1500	R633, R634
B-08	27		Correct the debug pin defition	0825,1400	CN13
B-09	36		Add SYS_PWROK connect to the net "S3" for S3 issue	0825,1400	PU1
B-10	33		Add some capacitors for ESD	0902,1900	SC1,SC2,,SC3,SC4,SC5, SC6,SC7,SC8,SC9,SC10, SC11,SC12,SC13,SC14,SC15, SC16,SC17,SC18,SC19,SC20, SC21,SC22,SC23,SC24,SC25, SC26,SC27,C28
B-11	10		add USB30_ID at GPIO24 & add GPIO13 for ID3	0907,1200	U17

 PROJECT KL5A Quanta Computer Inc.		Size Custom	Document Number EC Tracking Record A	Rev 1A
		Date: Friday, October 29, 2010	Sheet 44 of 45	

KL5A / Z370 Huron River Schematic EC Tracking Record B (for SIV to SIT)September 8, 2010					
EC #	Page	CMVC#	Description	Date	Part Affected
C-00	15-19		GPU change to N12M-GS	0908,1000	U28
C-01	9,22,27, 37,38,39, 40,41		Add RF soultion	0913,1300	RF1,RF2,RF3,RF4,RF5, RF6,RF7,RF8,RF9,RF10, RF11,RF12,RF13,RF14,RF15, RF16,RF17,RF18,RF20,RF21, RF22,RF23,RF24,RF25,RF26, RF27
C-02	31		Change LED3 power from +3V_S5 to +3VPCU for Power LED always bright	0925,1100	LED3
C-03	3,4,7,8, 10,20,23 ,24,		Remove 0 ohm	1011,1700	R87,R253,R217,R224,R274, R339,R344,R351,R375,R376, R377,R378,R387,R397,R402, R409,R410,R423,R424,R425, R428,R429,R437,R430,R431, R545,R587
C-04	9		Remove U13 for delete 27Mhz clock signal form PCH	1015,1400	U13



PROJECT KL5A

Quanta Computer Inc.

Size
Custom

Document Number
EC Tracking Record A3

Date: Friday, October 29, 2010

Rev
1A

Sheet 45 of 45