

Berry Discrete/UMA Schematics Document

AMD Danube CPU S1g4

AMD GPU Madison-LP/M96-LP M2

RS880M + SB820M

2010-03-08

REV : A00

DY : Nopop Component

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A4

Document Number

Berry AMD Discrete/UMA


Rev

A00

Date: Monday, March 08, 2010

Sheet 1 of 95

Berry DG15 Discrete/UMA Block Diagram



CHARGER	
BQ24745	45
INPUTS	OUTPUTS
+DC_IN_SS +VCHGR	+PWR_SRC
SYSTEM DC/DC	
RT8205B	46
INPUTS	OUTPUTS
+PWR_SRC	+3.3V_RTC_LDO +5V_ALW +3.3V_ALW
CPU VDDR	
RT9025	48
INPUTS	OUTPUTS
+1.5V_SUS	+CPU_VDDR
CPU CORE	
ISL6265AHRTZ-T-GP	47
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE +VDDNB
AMD RS880M CORE	
RT8209	50
INPUTS	OUTPUTS
+PWR_SRC	+NB_VDDC
AMD SB820M S5 POWER	
RT9025	48
INPUTS	OUTPUTS
+3.3V_ALW	+1.1V_ALW
DDR III SUS&VTT	
RT8207	49
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS
DDR III SUS&VTT	
RT8207	49
INPUTS	OUTPUTS
+PWR_SRC	+0.75V_DDR_VTT
AMD GPU CORE	
RT8208B	89
INPUTS	OUTPUTS
+PWR_SRC	+VGA_CORE
PCB LAYER	
L1: Top	
L2: VCC	
L3: Signal	
L4: Signal	
L5: GND	
L6: Bottom	

<Core Design>

DELL
Title **Block Diagram**

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size A3	Document Number Berry AMD Discrete/UMA	Rev A00
Date: Thursday, March 04, 2010	Sheet 2 of	95


Power Block Diagram

Power Shape

Regulator

LDO

Switch



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size
A3

Document Number

Berry AMD Discrete/UMA


Rev

A00


Date: Thursday, March 04, 2010

Sheet 3 of 95


SB820M SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



SB820M Strapping

Capture from 45484 Rev. 1.02 AMD SB8xx-Series Southbridge Design Guide

Name	Strap Name	Schematic Note		
LPCCCLK0	ECEnableStrap	Embedded Controller (EC) ★ 0V - Disabled 3.3V - Enabled		
EC_PWM3 EC_PWM2	{ROMTYPE_1, ROMTYPE_0 }	ROMTYPE_1 3.3V 3.3V 0V 0V	ROMTYPE_0 0V 3.3V 0V 3.3V	ROM TYPE SPI ROM Reserved Firmware Hub LPC ROM (supports both LPC and PMC ROM types)
LPCCCLK1	CLKGEN	Defines clock generator ★ 0V - External clock mode: Use 100-MHz PCIeR clock as reference clock and generate internal clocks only. 3.3V- Integrated clock mode: Use 25-MHz crystal clock and generate both internal and external clocks		
PCICLK1	BIF_GEN2_ COMPLIANCE_Strap	Set PCIe to Gen II mode ★ 0V- Force PCIe interface at Gen I mode 3.3V- PCIe interface is at Gen II mode Not Applicable to SB820M but provision for pull-down is required.		
PCICLK2	BootFailTmrEn	Watchdog function ★ 0V- Disable the boot fail timer function 3.3V- Enable the boot fail timer function		
PCICLK3	DefaultStrapMode	Default Debug Straps ★ 0V- Disable Debug Straps. 3.3V- Select external Debug Straps		
PCICLK4	CPUClkSel	CPU/NB HT Clock Selection ★ 0V- Reserved. 3.3V- Required setting for integrated clock mode. This strap is not used if the strap CLKGEN is configured for external clock generator mode.		
AZ_SDOUT	CoreSpeedMode	Slow down core clock for low power platform. ★ 0V- Performance mode 3.3V- Low Power mode		

RS880M Strapping

Capture from 46113 rs880m ds nda 1.03

Name	Strap Function	Schematic Note
DAC_VSYNC	STRAP_DEBUG_BUS_GPIO_ENABLE#	Enables debug bus access through memory I/O pads and GPIOs. 0: Enable ★ 1: Disable
DAC_HSYNC	SIDE_PORT_EN#	Indicates if memory side-port is available or not 0: Available(UMA) 1: Not available(Discrete)
SUS_STAT#	LOAD_EEPROM_STRAPS#	Selects loading of strap values from EEPROM. 0: I2C master can load strap values from EEPROM if connected, or use default values if EEPROM is not connected. Please refer to RS880M's reference schematics for system level implementation details. ★ 1: Use default values





USB Table

USB	
Pair	Device
0	USB0 (I/O Board/ESATA)
1	USB1 (I/O Board)
2	USB2 (CRT Board)
3	USB3 (CRT Board)
4	WLAN USB
5	WWAN USB
6	RESERVED
7	RESERVED
8	RESERVED
9	BLUETOOTH
10	CARD READER
11	CAMERA (LVDS CONN)
12	RESERVED
13	RESERVED


PCIE Routing

RS880M	
LANE0	MiniCard WLAN
LANE1	LAN
LANE2	MiniCard WWAN

<Core Design>



- TP701 1 TP CLK SRC6
- TP702 1 TP CLK SRC6#
- TP703 1 TP CLKREQ0#
- TP704 1 TP CLKREQ3#
- TP705 1 TP CLK SRC4
- TP706 1 TP CLK SRC4#
- TP707 1 R NB GPP CLK
- TP708 1 R NB GPP CLK#



1st 71.09480.A03
2nd 71.08628.003


NB ALINK (100MHz)
SB PCIE (100MHz)
VGA Madison (27MHz)

SEL_HTT66 FS0	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA FS1	1*	100 MHz non-spreading differential SRC clock
	0	100 MHz spreading differential SRC clock
		27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6
SEL_27MHz FS2	1*	
	0	100MHz differential spreading SRC clock

* default


CLKREQ# MAP

CLKREQ0#	No use
CLKREQ1#	CLKSRC1 WLAN
CLKREQ2#	CLKSRC2 WWAN
CLKREQ3#	CLKSRC3 LAN
CLKREQ4#	No use




VGA (100MHz)

Need External PU Resistor



CPU_CLK (200MHz)

SB820M_USB (48MHz)





<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File **Clock Generator ICS9LPRS480**

Size A3	Document Number Berry AMD Discrete/UMA	Rev A00
Date: Thursday, March 04, 2010	Sheet 7	of 95

SSID = CPU



SKT-BGA638H176

1'nd	62.10055.111
2'nd	62.10055.171

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU HT LINK I/F (1/4)
-------	------------------------------

Size A4	Document Number Berry AMD Discrete/UMA	Rev A00
------------	--	-------------------

Date: Thursday, March 04, 2010 Sheet 8 of 95

SSID = CPU

1231-2

Set empty: C905, C906, C903, C909, C913, C910, C915

4.7UF*4
0.22UF*4
1000PF*4
180PF*4

Place near to CPU

1119-3

1231-2

0.9V, 1.25A--DDR1066
1.05V, 1.75A--DDR1333

(18) M_A_DQ[63..0] <<>

3 OF 6

CPU1C

<<> M_B_DQ[63..0] (19)

(18) M_A_DM[7..0] <<>

<<> M_B_DM[7..0] (19)

(18) M_A_DQS0 <<> G13
(18) M_A_DQS#0 <<> H13
(18) M_A_DQS1 <<> G16
(18) M_A_DQS#1 <<> H16
(18) M_A_DQS2 <<> C22
(18) M_A_DQS#2 <<> C21
(18) M_A_DQS3 <<> G22
(18) M_A_DQS#3 <<> G21
(18) M_A_DQS4 <<> AC23
(18) M_A_DQS#4 <<> AC24
(18) M_A_DQS5 <<> AB19
(18) M_A_DQS#5 <<> AB20
(18) M_A_DQS6 <<> W15
(18) M_A_DQS#6 <<> W12
(18) M_A_DQS7 <<> W13

(18) M_A_DQS0 <<> G13
(18) M_A_DQS#0 <<> H13
(18) M_A_DQS1 <<> G16
(18) M_A_DQS#1 <<> H16
(18) M_A_DQS2 <<> C22
(18) M_A_DQS#2 <<> C21
(18) M_A_DQS3 <<> G22
(18) M_A_DQS#3 <<> G21
(18) M_A_DQS4 <<> AC23
(18) M_A_DQS#4 <<> AC24
(18) M_A_DQS5 <<> AB19
(18) M_A_DQS#5 <<> AB20
(18) M_A_DQS6 <<> W15
(18) M_A_DQS#6 <<> W12
(18) M_A_DQS7 <<> W13

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


File **CPU_DDR_(2/4)**

Size A3 Document Number **Berry AMD Discrete/UMA** Rev **A00**

Date: Thursday, March 04, 2010 Sheet 9 of 95


SSID = CPU

LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.



LAYOUT: Route FBCLKOUT_H/L
differentially impedance 80

HDT Connectors



1 <Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU_Control&Debug_(3/4)
-------	------------------------------------

Size A3	Document Number Berry AMD Discrete/UMA	Rev A00
Date: Thursday, March 04, 2010	Sheet 10 of 95	

CPU1F		6 of 6	
AA4	VSS	VSS	J6
AA11	VSS	VSS	J8
AA13	VSS	VSS	J10
AA15	VSS	VSS	J12
AA17	VSS	VSS	J14
AA19	VSS	VSS	J16
AB2	VSS	VSS	J18
AB7	VSS	VSS	K2
AB9	VSS	VSS	K7
AB23	VSS	VSS	K9
AB25	VSS	VSS	K11
AC11	VSS	VSS	K13
AC13	VSS	VSS	K15
AC15	VSS	VSS	K17
AC17	VSS	VSS	L6
AC19	VSS	VSS	L8
AC21	VSS	VSS	L10
AD6	VSS	VSS	L12
AD8	VSS	VSS	L14
AD25	VSS	VSS	L16
AE11	VSS	VSS	L18
AE13	VSS	VSS	M7
AE15	VSS	VSS	M9
AE17	VSS	VSS	AC6
AE19	VSS	VSS	M17
AE21	VSS	VSS	N4
AE23	VSS	VSS	N6
B4	VSS	VSS	N10
B6	VSS	VSS	N16
B8	VSS	VSS	N18
B9	VSS	VSS	P2
B11	VSS	VSS	P7
B13	VSS	VSS	P9
B15	VSS	VSS	P11
B17	VSS	VSS	P17
B19	VSS	VSS	R8
B21	VSS	VSS	R10
B23	VSS	VSS	R16
B25	VSS	VSS	R18
D6	VSS	VSS	T7
D8	VSS	VSS	T9
D9	VSS	VSS	T11
D11	VSS	VSS	T13
D13	VSS	VSS	T15
D15	VSS	VSS	T17
D17	VSS	VSS	U4
D19	VSS	VSS	U6
D21	VSS	VSS	U8
D23	VSS	VSS	U10
D25	VSS	VSS	U12
E4	VSS	VSS	U14
F2	VSS	VSS	U16
F11	VSS	VSS	U18
F13	VSS	VSS	V2
F15	VSS	VSS	V7
F17	VSS	VSS	V9
F19	VSS	VSS	V11
F21	VSS	VSS	V13
F23	VSS	VSS	V15
F25	VSS	VSS	V17
H7	VSS	VSS	W6
H9	VSS	VSS	Y21
H21	VSS	VSS	Y23
H23	VSS	VSS	N6
J4	VSS		

0.9V(4A) for VDDNB

22uF *

1231-2

[illegible]

Bottom Side Decoupling


+VCC_CORE

1119-3


1231-2

[illegible]

9/14

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU_Power_(4/4)			
Size A3	Document Number Berry AMD Discrete/UMA		Rev A00
Date:	Thursday, March 04, 2010	Sheet 11 of 95	

RS880M : 71.RS880.M05



9/15



PCIE I/F SB

Place < 100mils from pin AC8 and AB8

<Core Design>

Title AMD-RS880M_HT LINK&PCIe(1/4)			
Size A3	Document Number Berry AMD Discrete/UMA		Rev A00
Date:	Thursday, March 04, 2010	Sheet 12 of	95



SSID = N.B

RS880M : 71.RS880.M05


UMA DAC Signal:

GREEN/BLUE: Connected to GND through two separate 150- 1% resistors.













RED: Connected to GND through two separate 133- 1% resistors. (For match resistor on CRT/B 150- 1%)



Layout Note
Trace at least 15 mil



9/25



STRAP_DEBUG_BUS_GPIO_ENABLE# (RS880M use DAC_VSYNC)

Enables debug bus access through memory I/O pads and GPIOs.

*1 : Disable
0 : Enable

SIDE_PORT_EN# (RS880M use DAC_HSYNC)

1 = Memory Side port Not available

0 = Memory Side port available







LOAD_EEPROM_STRAPS#(RS880M use SUS_STAT#)

Selects Loading of STRAPS From EEPROM

*1 : use Default Values

0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

*DEFAULT






DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File: **AMD-RS880M_LVDS&CRT_(2/4)**



Size	Document Number	Rev
A3	Berry AMD Discrete/UMA	A00

Date: Thursday, March 04, 2010 Sheet 13 of 95

SSID = N.B




SSID = N.B



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Berry AMD Discrete/UMA


Rev
A00

Date: Thursday, March 04, 2010

Sheet 16 of 95

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
Berry AMD Discrete/UMA

Rev
A00

Date: Thursday, March 04, 2010


Sheet 17 of 95

SSID = MEMORY




 <div style="float: right; text-align: right;"> Wistron Corporation 21F, 88, Sec.1, Hsien Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C. </div>			
Title			
DDR3-SODIMM1			
Size	Document Number		Rev
			A00
Berry AMD Discrete/UMA			
Date:	Thursday March 04, 2010	Revised	18 of 95





SSID = MEMORY



SB820M : 71.SB820.M02



SSID = S.B




to use LPC or SPI ROM


DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
SB820M_USB&GPIO_(2/5)			
Size	Document Number	Rev	
A3	Berry AMD Discrete/UMA	A00	
Date:	Thursday, March 04, 2010	Sheet	21 of 95

SSID = S.B



SPI ROM in KBC side



GPIO[150:128] are open drain GPIO pins
where as GPO160 is an open drain GPO pin.
These pins are not programmed to GPIO mode by default.

If use as GPIO, need to pull up to 1.8V_RUN

1119-1
Move to P.51

9 / 22

10/9
>> MEM_1V5 (51)

10/1

1116-1

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	SB820M_SATA-IDE_(3/5)
-------	------------------------------

Size A3	Document Number Berry AMD Discrete/UMA	Rev A00
------------	--	-------------------


Date: Thursday, March 04, 2010 Sheet 22 of 95

SSID = S.B

REQUIRED STRAPS



DEBUG STRAPS



REQUIRED SYSTEM STRAPS

USE this pin to determine INT/EXT CLK

	AZ_SDOUT#	PCI_CLK1	PCI_CLK2	PCLK_KBC (PCI_CLK3)	PCLK_FWH (PCI_CLK4)	LPCCLK0	LPCCLK1	SB_GPO200, SB_GPO199 ROM TYPE:
PULL HIGH	LOW POWER MODE	Allow PCIE GEN2 DEFAULT	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	non_Fusion CLOCK mode DEFAULT	ENABLE EC	CLKGEN ENABLED (Use Internal)	H, H = Reserved H, L = SPI ROM
PULL LOW	PERFORMANCE MODE DEFAULT	Force PCIE GEN1	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode	DISABLE EC DEFAULT	DEFAULT CLKGEN DISABLED (Use External)	L, H = LPC ROM L, L = FWH ROM

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT


Note: SB820M has 15K internal PU FOR PCI_AD[27:23]

<Core Design>

5					4					3					2					1				
(Blanking)																								


(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
	<i>Berry AMD Discrete/UMA</i>		<i>A00</i>
Date:	Thursday, March 04, 2010	Sheet 25 of	95

(Blanking)

<Core Design>

		Wistron Corporation	
		21F, 88, Sec.1., Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
	<i>Berry AMD Discrete/UMA</i>		<i>A00</i>
Date:	Thursday, March 04, 2010		Sheet 26 of 95

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number	Rev	
<i>Berry AMD Discrete/UMA</i>		<i>A00</i>	
Date:	Thursday, March 04, 2010	Sheet	26 of 95

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Size	Document Number	Rev
	Berry AMD Discrete/UMA	A00

Date: Thursday, March 04, 2010 Sheet 26 of 95

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev


Date: Thursday, March 04, 2010

Sheet 27 of 95

A00

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Berry AMD Discrete/UMA

Rev


A00

Date: Thursday, March 04, 2010

Sheet 28 of 95

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Berry AMD Discrete/UMA

Rev



A00

Date: Thursday, March 04, 2010



Sheet 29 of 95

SSID = AUDIO

9/23




Azalia I/F EMI



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Berry AMD Discrete/UMA


Rev
A00

Date: Thursday, March 04, 2010

Sheet 31 of 95

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<i>Reserved</i>		
Size A4	Document Number <i>Berry AMD Discrete/UMA</i>	Rev <i>A00</i>
Date: Thursday, March 04, 2010	Sheet 32	of 95

(Blanking)

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Berry AMD Discrete/UMA

Rev
A00

Date: Thursday, March 04, 2010

Sheet 34 of 95

	A	B	C	D	E
4					
3					
2					
1					
	A	B	C	D	E


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A3	Document Number Berry AMD Discrete/UMA		Rev A00
Date: Thursday, March 04, 2010	Sheet E	35 of	95

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Berry AMD Discrete/UMA


Rev
A00

Date: Thursday, March 04, 2010


Sheet 36 of 95



(Blanking)

<Core Design>		
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A4	Document Number	Rev
Date: Thursday, March 04, 2010		Sheet 38 of 95

SSID = Thermal




<Core Design>



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
Berry AMD Discrete/UMA

Rev
A00

Date: Thursday, March 04, 2010

Sheet 40 of 95

SSID = Reset.Suspend



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Power On Logic**

Size A4	Document Number Berry AMD Discrete/UMA	Rev A00
Date: Thursday, March 04, 2010	Sheet 41 of 95	

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Berry AMD Discrete/UMA


Rev
A00

Date: Thursday, March 04, 2010

Sheet 43 of 95


SSID = BATT CONN

Batt Connector



For actual location, need to be swap all pin

Close to Batt Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size
A4

Document Number


Berry AMD Discrete/UMA

Rev
A00

Date: Thursday, March 04, 2010

Sheet 44 of 95

SSID = Charger





<Core Design>

SSID = CPU.Regulator

ISL6265HRTZ-T for +VCC_CORE&+VDDNB

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 4.7uH PCMC063T-4R7MN 35mohm Isat ~10Arms CYNTEC/68.4R710.20D
O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
H/S: VISHAY SI8412DN-T1-GE3/ 24mohm/30mohm@4.5Vgs/ 84.00412.037
L/S: VISHAY SI8412DN-T1-GE3/ 24mohm/30mohm@4.5Vgs/ 84.00412.037



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.36uH PCMC104T-R36MN1R05J CYNTEC DCR 1.05(+5%~-5%)mohm
Isat ~60Arms 68.R3610.20C
O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
H/S: VISHAY SI8462DP/ POWERPAK-8.2/810mOhm/ 4.5Vgs/ 84.00462.037
L/S: VISHAY SI7658ADP/ POWERPAK-2.3/ 2.8mOhm/ 4.5Vgs/ 84.07658.037


<Core Design>

SSID = PWR.Plane.Regulator_+1.1V_RUN

1117-2

RT8209EGQW for +1.1V_RUN

0222-3
Remove




I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UH PCMC104T-1R5MN 33Arms CYNTEC/ 68.1R510.10J
O/P cap: 330U 2.5V EEF0X0E331QR 15mOhm 2.7Arms PANASONIC/ 79.3371V.20L
H/S: SI7686DP/ POWERPAK-8/ 11mOhm/ 14mOhm@4.5Vgs/ 84.07686.037
L/S: SiR164DP/ POWERPAK-8/ 2.6mOhm/ 3.2mohm@4.5Vgs/ 84.00164.037

<Core Design>


```
SSID = PWR.Plane.Regulator_+1.1V_ALW
```

1117-2

RT9025 for +1.1V_ALW



<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

~~RT9025_+1.1V_ALW~~

Size
A2

Document Number

Berry AMD Discrete/UMA

Date _____

Thursday, March 04, 2010


Sheet

3

11

05


APL5930 for +1.8V_RUN



SSID = PWR.Plane.Regulator_0P9v

SSID = PWR.Plane.Regulator_2p5v





RT9013-25PB for +2.5V_RUN




<Core Design>

SSID = VIDEO


9/18



10/1



10/1



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size

Document Number

Berry AMD Discrete/UMA

Rev


A00

Date: Thursday, March 04, 2010

Sheet 55 of 95

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Berry AMD Discrete/UMA

Rev

A00


Date: Thursday, March 04, 2010

Sheet 56 of 95

1

HDMI CONNECTOR

HDMI DISCRETE/ UMA Co-lay



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDMI Level Shifter/Connector

Size

Document Number

Berry AMD Discrete/UMA


Date: Thursday, March 04, 2010

Sheet 57 of 95

SSID = User.Interface

SSID = Thermal

Fan Connector




<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ITP/Fan Connector			
Size	Document Number	Rev	
A3	Berry AMD Discrete/UMA	A00	
Date:	Thursday, March 04, 2010	Sheet 58 of 95	


SSID = SATA

SATA HDD Connector



9/24

ODD Connector




<Core Design>


SSID = AUDIO

Speaker Connector


Main 20.F0693.004
SEC. 20.F0693.004





LINE1 OUT



MIC IN




Internal Microphone



<Core Design>

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Berry AMD Discrete/UMA


Rev
A00

Date: Thursday, March 04, 2010

Sheet 61 of 95


SSID = Flash.ROM

SPI FLASH ROM (16M bits) for KBC



SSID = RBATT

RTC Connector



<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size

Document Number

Berry AMD Discrete/UMA

Rev	A00
-----	------------


Date: Thursday, March 04, 2010

Sheet 62 of 95

SSID = USB


IO Board USB Power

Close to I/O connector



CRT Board USB Power

Close to CRT Board connector




<Core Design>

DELL			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
USB Power SW					
Size	Document Number				Rev
	Berry AMD Discrete/UMA				A00
Date: Thursday, March 04, 2010		Sheet 63 of 95			

	5	4	3	2	1	
D						D
C						C
B						B
A						A
	5	4	3	2	1	


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>Reserved</i>			
Size A4	Document Number <i>Berry AMD Discrete/UMA</i>		Rev <i>A00</i>
Date: Thursday, March 04, 2010		Sheet 64 of 95	

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Berry AMD Discrete/UMA

Rev


A00

Date: Thursday, March 04, 2010


Sheet 65 of 95

SSID = User.Interface


Power LED(White)





SATA HDD LED(White)




Battery LED1(White)



Battery LED2 (Amber)



Power button LED(White)



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		LED Bard/Power Button	
Size	Document Number	Rev	
A3	Berry		A00
Date:	Thursday, March 04, 2010	Sheet	66 of 95

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Berry AMD Discrete/UMA


Rev
A00

Date: Thursday, March 04, 2010

Sheet 67 of 95


SSID = KBC

Internal KeyBoard Connector




SSID = Touch.Pad

TouchPad Connector



KB Backlight Connector


0208-2



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File **Key Board/Touch Pad**
Size A3 Document Number **Berry AMD Discrete/UMA** Rev **A00**
Date: Thursday, March 04, 2010 Sheet 68 of 95

SSID = Hall.Sensor

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	1-15
2. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	16-30
3. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	31-45
4. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	46-60
5. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	61-75
6. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	76-90
7. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	91-105
8. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	106-120
9. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	121-135
10. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	136-150

Hall Effect Sensor

Size
A4

Document Number

Berry AMD Discrete/UMA


Rev

A00

Date: Thursday, March 04, 2010

Sheet 69 of 95

SSID = Debug




<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Dubug connector			
Size A4	Document Number Berry AMD Discrete/UMA		Rev A00
Date: Thursday, March 04, 2010		Sheet 70 of 95	


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
RESERVED		
Size A4	Document Number Berry AMD Discrete/UMA	Rev A00
Date: Thursday, March 04, 2010		Sheet 71 of 95

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


RESERVED

Size	Document Number	Rev
A3	Berry AMD Discrete/UMA	A00

Date: Thursday, March 04, 2010	Sheet 72 of 95
--------------------------------	----------------

SSID = User.Interface

Bluetooth Module conn.



<Core Design>



Title		Bluetooth	
Size	Document Number	Rev	
A3	Berry		A00
Date:	Thursday, March 04, 2010	Sheet	73 of 95

(Blanking)

5					4					3					2					1				
(Blanking)																								
D					C					B					A					A				

SSID = Int.Conn

10/9

ESATA USB

(21) USB_PP0 <<<>>>

(21) USB_PN0 <<<>>>

WWAN USB

(21) USB_PP5 <<<>>>

(21) USB_PN5 <<<>>>

USB PORT

(21) USB_PN1 <<<>>>

(21) USB_PP1 <<<>>>

WLAN USB

(21) USB_PP4 <<<>>>

(21) USB_PN4 <<<>>>

WWAN PCIE

(37) E51_RXD >>><<<

(37) E51_TXD >>><<<

WWAN PCIE

(12) PCIE_RXP2 <<<>>>

(12) PCIE_RXN2 <<<>>>

SMBUS

(18,19) SB_SMBDATA <<<>>>

(18,19) SB_SMBCLK <<<>>>

+DC_IN_SS

LAN PCIE

(37) WIFI_RF_EN >>><<<

(7) WWAN_CLK_REQ# >>><<<

(37) WWAN_RADIO_DIS# >>><<<

(37) PSID_DISABLE# >>><<<

(37) 8103_GPO >>><<<


(12) PCIE_RXP1 <<<>>>

(12) PCIE_RXN1 <<<>>>

LAN PCIE

(12) PCIE_TXP1 <<<>>>

(12) PCIE_TXN1 <<<>>>



at least 80 mil

SATA(ESATA)

SATA_TXN2 (22)

SATA_TXP2 (22)

SATA(ESATA)

SATA_RXN2 (22)

SATA_RXP2 (22)

WLAN PCIE

PCIE_TXP0 (12)

PCIE_TXN0 (12)

WLAN PCIE

PCIE_RXP0 (12)

PCIE_RXN0 (12)

WLAN CLK

CLK_PCIE_WLAN (7)

CLK_PCIE_WLAN# (7)

LAN CLK

CLK_PCIE_LAN (7)

CLK_PCIE_LAN# (7)

WWAN CLK

CLK_PCIE_WWAN (7)

CLK_PCIE_WWAN# (7)

+5V_USB1

+5V_ALW

+3.3V_RUN

+3.3V_ALW

+1.5V_RUN

PM_LAN_ENABLE (37)

PLTRST#_LAN_WLAN (20,70,78)

WLAN_CLK_REQ# (7)

PCIE_WAKE# (21)

BT_ACT (73)

WLAN_ACT (73)

PSID_EC (37)

0107-6



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Connector

Size
A4

Document Number


Berry AMD Discrete/UMA

Rev
A00


Date: Thursday, March 04, 2010

Sheet 76 of 95


SSID = Int.Conn



10/1 CRT Board Connector




0208-4




CRT RGB

Close to CRT Board CONN Filter design on CRT Board




CRT DDCDATA & DDCCLK



CRT Hsync & Vsync level shift

Close to CRT Board CONN




<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title CRT Board Connector			
Size A3	Document Number Berry AMD Discrete/UMA	Rev A00	
Date: Thursday, March 04, 2010	Sheet 77 of 95		

SSID = SDIO

Card Reader connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size
A4

Document Number


Berry AMD Discrete/UMA

Rev


A00

Date: Thursday, March 04, 2010


Sheet 78 of 95




CPU Thermal module hole




GPU Thermal module hole




0210-2




EMI Reserve




EMI Reserve 1117-4




1118-2 RF Team Solution



0106-3 RF Team Solution



0108-1 EMC reserved



<Core Design>

(57) PCIE_N_H_TX_GRX_P[12..15] >>>
(57) PCIE_N_H_TX_GRX_N[12..15] >>>
(12) PCIE_NTX_GRX_P[0..11] >>>
(12) PCIE_NTX_GRX_N[0..11] >>>

10/8

1 OF 8

>>> PCIE_NRX_GTX_P[0..15] (12)
>>> PCIE_NRX_GTX_N[0..15] (12)

x01 change tolerant 20091117

PCIE_NTX_GRX_P0 AA38
PCIE_NTX_GRX_N0 Y37

VGA1A

PCIE_RX0P
PCIE_RX0N

PCIE_TX0P Y33
PCIE_TX0N Y32

PEG C RXP C8001 DIS
PEG C RXN C8002 DIS

SCD1U10V2KX-5GP PCIE_NRX_GTX_P0
SCD1U10V2KX-5GP PCIE_NRX_GTX_N0

PCIE_NTX_GRX_P1 Y35
PCIE_NTX_GRX_N1 W36

PCIE_RX1P
PCIE_RX1N

PCIE_TX1P W33
PCIE_TX1N W32

PEG C RXP C8003 DIS
PEG C RXN C8004 DIS

SCD1U10V2KX-5GP PCIE_NRX_GTX_P1
SCD1U10V2KX-5GP PCIE_NRX_GTX_N1

PCIE_NTX_GRX_P2 W38
PCIE_NTX_GRX_N2 V37

PCIE_RX2P
PCIE_RX2N

PCIE_TX2P U33
PCIE_TX2N U32

PEG C RXP C8005 DIS
PEG C RXN C8006 DIS

SCD1U10V2KX-5GP PCIE_NRX_GTX_P2
SCD1U10V2KX-5GP PCIE_NRX_GTX_N2

PCIE_NTX_GRX_P3 V35
PCIE_NTX_GRX_N3 U36

PCIE_RX3P
PCIE_RX3N

PCIE_TX3P U30
PCIE_TX3N U29

PEG C RXP C8008 DIS
PEG C RXN C8007 DIS

SCD1U10V2KX-5GP PCIE_NRX_GTX_P3
SCD1U10V2KX-5GP PCIE_NRX_GTX_N3

PCIE_NTX_GRX_P4 U38
PCIE_NTX_GRX_N4 T37

PCIE_RX4P
PCIE_RX4N

PCIE_TX4P T33
PCIE_TX4N T32

PEG C RXP C8009 DIS
PEG C RXN C8010 DIS

SCD1U10V2KX-5GP PCIE_NRX_GTX_P4
SCD1U10V2KX-5GP PCIE_NRX_GTX_N4

PCIE_NTX_GRX_P5 T35
PCIE_NTX_GRX_N5 R36

PCIE_RX5P
PCIE_RX5N

PCIE_TX5P T30
PCIE_TX5N T29

PEG C RXP C8011 DIS
PEG C RXN C8012 DIS

SCD1U10V2KX-5GP PCIE_NRX_GTX_P5
SCD1U10V2KX-5GP PCIE_NRX_GTX_N5

PCIE_NTX_GRX_P6 R38
PCIE_NTX_GRX_N6 P37

PCIE_RX6P
PCIE_RX6N

PCIE_TX6P P33
PCIE_TX6N P32

PEG C RXP C8013 DIS
PEG C RXN C8014 DIS

SCD1U10V2KX-5GP PCIE_NRX_GTX_P6
SCD1U10V2KX-5GP PCIE_NRX_GTX_N6

PCIE_NTX_GRX_P7 P35
PCIE_NTX_GRX_N7 N36

PCIE_RX7P
PCIE_RX7N

PCIE_TX7P P30
PCIE_TX7N P29

PEG C RXP C8016 DIS
PEG C RXN C8015 DIS

SCD1U10V2KX-5GP PCIE_NRX_GTX_P7
SCD1U10V2KX-5GP PCIE_NRX_GTX_N7

PCIE_NTX_GRX_P8 N38
PCIE_NTX_GRX_N8 M37

PCIE_RX8P
PCIE_RX8N

PCIE_TX8P N33
PCIE_TX8N N32

PEG C RXP C8018 DIS
PEG C RXN C8017 DIS

SCD1U10V2KX-5GP PCIE_NRX_GTX_P8
SCD1U10V2KX-5GP PCIE_NRX_GTX_N8

PCIE_NTX_GRX_P9 M35
PCIE_NTX_GRX_N9 L36

PCIE_RX9P
PCIE_RX9N

PCIE_TX9P N30
PCIE_TX9N N29

PEG C RXP C8020 DIS
PEG C RXN C8019 DIS

SCD1U10V2KX-5GP PCIE_NRX_GTX_P9
SCD1U10V2KX-5GP PCIE_NRX_GTX_N9

PCIE_NTX_GRX_P10 L38
PCIE_NTX_GRX_N10 K37

PCIE_RX10P
PCIE_RX10N

PCIE_TX10P L33
PCIE_TX10N L32

PEG C RXP C8021 DIS
PEG C RXN C8022 DIS

SCD1U10V2KX-5GP PCIE_NRX_GTX_P10
SCD1U10V2KX-5GP PCIE_NRX_GTX_N10

PCIE_NTX_GRX_P11 K35
PCIE_NTX_GRX_N11 J36

PCIE_RX11P
PCIE_RX11N

PCIE_TX11P L30
PCIE_TX11N L29

PEG C RXP C8023 DIS
PEG C RXN C8024 DIS

SCD1U10V2KX-5GP PCIE_NRX_GTX_P11
SCD1U10V2KX-5GP PCIE_NRX_GTX_N11

PCIE_N_H_TX_GRX_P12 J38
PCIE_N_H_TX_GRX_N12 H37

PCIE_RX12P
PCIE_RX12N

PCIE_TX12P K33
PCIE_TX12N K32

PEG C RXP C8025 DIS
PEG C RXN C8026 DIS

SCD1U10V2KX-5GP PCIE_NRX_GTX_P12
SCD1U10V2KX-5GP PCIE_NRX_GTX_N12

PCIE_N_H_TX_GRX_P13 H35
PCIE_N_H_TX_GRX_N13 G36

PCIE_RX13P
PCIE_RX13N

PCIE_TX13P J33
PCIE_TX13N J32

PEG C RXP C8028 DIS
PEG C RXN C8027 DIS

SCD1U10V2KX-5GP PCIE_NRX_GTX_P13
SCD1U10V2KX-5GP PCIE_NRX_GTX_N13

PCIE_N_H_TX_GRX_P14 G38
PCIE_N_H_TX_GRX_N14 F37

PCIE_RX14P
PCIE_RX14N

PCIE_TX14P K30
PCIE_TX14N K29

PEG C RXP C8030 DIS
PEG C RXN C8029 DIS

SCD1U10V2KX-5GP PCIE_NRX_GTX_P14
SCD1U10V2KX-5GP PCIE_NRX_GTX_N14

PCIE_N_H_TX_GRX_P15 F35
PCIE_N_H_TX_GRX_N15 E37

PCIE_RX15P
PCIE_RX15N

PCIE_TX15P H33
PCIE_TX15N H32

PEG C RXP C8032 DIS
PEG C RXN C8031 DIS

SCD1U10V2KX-5GP PCIE_NRX_GTX_P15
SCD1U10V2KX-5GP PCIE_NRX_GTX_N15

CLOCK

PCIE_REFCLKP
PCIE_REFCLKN

(7) CLK_PCIE_VGA AA35
(7) CLK_PCIE_VGA# AA36

1204-3

DIS Park/Mad
R8018 1 10KR2F-2-GP

0105-3
Remove

(13,20,37) PLTRST#_NB_GPU >>> 1 R8021 0R0402-PAD

10/7
C8033
DY SCD1U10V2KX-5GP

PCI EXPRESS INTERFACE

CALIBRATION

PCIE_CALRP Y30
PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRP Y30

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRP Y30

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRP Y30

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRP Y30

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRP Y30

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRP Y30

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRP Y30

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRP Y30

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRP Y30

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRP Y30

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRP Y30

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRP Y30

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRP Y30

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29


PCIE_CALRP Y30

PCIE_CALRN Y29


PCIE_CALRN Y29

PCIE_CALRN Y29

PCIE_CALRN Y29



PLACE MVRFB DIVIDERS AND CAPS CLOSE TO ASIC



DDR3/GDDR3 Memory Stuff Option (Mad/Park)

DDR3/GDDR3 Memory Stuff Option (M96/M92)

	DDR3	GDDR3	DDR3
MVDDQ	1.5V	1.8V/1.5V	1.5V
Ra	40.2R	40.2R	40.2R
Rb	100R	100R	100R

	DDR3	DDR3
MVDDQ	1.8V	1.5V
Ra	40.2R	100R
Rb	100R	100R

★ This basic topology should be used for DRAM_RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and | Cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec.


Designator	For Mannheim	For M96-M2
R_MEM_1	68pF	10K
R_MEM_2	51R	0R/Short
R_MEM_3	DNI	DNI
C_MEM	10K	2.2nF

Core Design

MEMORY ID Table

DVPDATA[0:3]	Description
1000	DDR3 Hynix-H5TQ1G63BFR-12C (800MHz)
0000	DDR3 Samsung-K4W1G164E6-HC12 (800MHz)

DVPDATA[0:3] Default: Pull down



(10,21,37,39,42) H_THERMTRIP# <<<
(37) THERMTRIP_VGA_GATE >>>

DDC channel for LVDS










Straps

- (80) TX_PWRS_ENB
- (80) TX_DIEMPH_EN
- (80) BP_GEN2_EN_A
- (80) GPIOX_AC_BATT
- (80) GPIOX_ROMSO
- (80) VGA_DIS
- (80) CONF02
- (80) CONF01
- (80) CONF02
- (80) GPIO2_BB_EN
- (80) BIOS_ROM_EN


Madison Only


JTAG SIGNAL OPTION

Signal	Normal mode	Debug mode
TESTEN	"1" (PU)	"1" (PU)
JTAG_TRST#	"0" (PD)	"1" (PU)
JTAG_TCK	CLK	"1" (PU)
JTAG_TMS	"1" (PU)	"1" (PU)





Clock Input Configairaiton - GDDR3/DDR3
a) 27MHz crystal connected to XTALIN or XTALOUT or
b) 27MHz (1.8V) oscillator connected to XTALIN or
c) 27MHz (3.3V) oscillator connected to XO_IN (Park, Madison, and Broadway only)







DIS_Samsung_M96/Mad





DIS_Samsung_M96/Mad







<Core Design>




20090902 DIS_Samsung_M96/Mad 20090902 DIS_Samsung_M96/Mad






<Core Design>

RT8208AGQW for +VCC GFX CORE




Title			
RT8208B +VCC GFXCORE			
Size	Document Number	Rev	
A3	Berry AMD Discrete/UMA	A00	
Date:	Thursday, March 04, 2010	Sheet	89 of 95

APL5930 for +1.8V_RUN_VGA




+3.3V_RUN_VGA




APL5930KAI for +1.0V_RUN_VGA

Will be Change to +1.0V_RUN_VGA




<Core Design>

POWER SEQUENCE



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
POWER SEQUENCE			
Size A3	Document Number Berry AMD Discrete/UMA	Rev A00	
Date: Thursday, March 04, 2010	Sheet 91 of 95	1	

Change notes - Page 1

VERSION	DATE	ITEM	PAGE	Modify List	Issue Description	OWNER
X01	11/6	1	10	Add C1002 10uF, C1007, EC1001 0.1uF, C1008 10pF.	Insure signal quality.	EE
		2	13	Change R1314 to 4.7K.	Meet CRB.	EE
		3	51	Swap PU5101 pin3, pin4.	Correct input voltage level.	EE
		4	82	Add R8210 0R.	Reserve GPU clock input source.	EE
	11/9	1	30	Change C3014 to 2.2uF.	Reduce package size.	EE
		2	69	Change C6903 to 0.1uF.	Reduce package size.	EE
		3	49	Add PR4916 100KR.	To prevent leakage in S3 status.	EE
	11/10	1	18,19	Change DIMM socket Part Number.	Request by ME.	ME
		2	37	Add R3754 100KR.	To detect leakage current.	EE
	11/11	1	10	Modify R1028 pull-up to +1.5V_RUN.	Solve leakage in S3 status.	EE
	11/12	1	20	Change C2011 to 18pF, C2012 to 15pF.	Set accurate clock frequency.	EE
		2	37	Add C3717 10pF.	Stable singal level.	EE
		3	57	Delete RN5711, RN5705.	Redundant parts.	EE
		4	13	Delete R1331, R1332, R1308.	Redundant parts.	EE
		5	77	Add Pi-filter.	Cure EMI.	EMC
	11/13	1	20	Change X2001 P/N.	Request by Sourcer.	Sourcer
		2	7	Change R713 to 47R.	Fine tune damping.	EE
		3	82	Add R8211 80.6R, R8220 150R.	Set a voltage divider to 1.8V level swing.	EE
		4	21	Add R2133 1KR.	For UMA VRAM vendor selection.	EE
	11/16	1	22	Delete RN2203 pin 4, pin 5 connection.	Solve S5 leakage.	EE
		2	51	Change PR5105 pull-up to +3.3V_RUN.	Prevent leakage.	EE
		3	21	Add C2103, C2104 0.1uF.	For signal stability.	EE
		4	37	Add C3718 0.1uF.	For signal stability.	EE
		5	41	Add C4101, C4102 0.1uF.	For signal stability.	EE
		6	49	Add PC4923 0.1uF.	For signal stability.	EE
		7	66	Add C6601, C6602 0.1uF.	For signal stability.	EE
		8	77	Add RN7713 150R.	Move impedance matching resistor from CRT/B to M/B.	EMC
		9	78	Change CARDBD1 pin 2 link to PLTRST#_LAN_WAN.	Change card reader chip to RTS5159 to solve EMI.	EMC
	11/17	1	30	Add R3014, R3017, R3020 0R to link AGND and GND.	Issue for pop noise when system boot.	EE
		2	42,48,50	Merge 1.1V power solution on main board.	Save components.	EE, Power
		3	77	Modify CRTBD1 pin define.	Relief EMI.	EMC
		4	79	Add some decoupled capacitors.	Request by EMC.	EMC
		5	37	Change R3737 to 33R, stuff C3715 10pF.	Request by EMC.	EMC
		6	62,89	Stuff EC6203 22pF, PC8911, PC8907 0.1uF.	Request by EMC.	EMC
		7	45,46,47	Stuff EC4502 0.1uF, PC4605, PC4609, PC4738 0.1uF.	Request by EMC.	EMC

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

Size
A3

Document Number

Berry AMD Discrete/UMA

Rev

A00


Date: Thursday, March 04, 2010

Sheet 92 of 95

Change notes - Page 2

VERSION	DATE	ITEM	PAGE	Modify List	Issue Description	OWNER
X01	11/17	8	9	Delete R904.	Remove redundant layout trace.	EE
	11/18	1	81	Swap R8105, C8103 location.	Meet CRB.	EE
		2	79	Add some decoupled capacitor.	By RF team request.	RF
		3	49	Change PR4903 to 620KR.	Change to common part.	Power
	11/19	1	All	Synchronize with DJ schematic.	Schematic standardlize.	EE
		2	48	Change P/N for PU4802, PU4803, PU4804, PU4805.	Rquest by Power team	Power
		3	All	Review all capacitors tolerance.	Total review for deratig.	EE
		4	21	Add RN2105 0R.	Reserve to fine tune signal quality.	EE
		5	21	Change RN2101 to 4.7KR.	Fine tuned value for signal.	EA
		6	37	Add RN3705, R3755 0R.	To isolate layout trace to DB1 connector.	EA
		7	49	Change PC4908 to 2.2uF.	Changed by EA report.	EA
	11/20	1	54	Modify R5408 connection.	To synchronize with DJ.	EE
		2	57	Add D7701.	To prevent leakage from RGB monitor.	EE
		3	86	Add C8626 0.1uF.	By EA report.	EA
		4	37	Add R3756 10KR, C3720 0.1uF.	Synchronize with DJ.	EE
		5	37	Delete RN3705, R3755.	For more layout space.	EE
		6	13	Delete TP1303, TP1304.	For more layout space.	EE
		7	49	Delete PR4905.	For more layout space.	EE
		8	89	Add PC8918 0.1uF.	Stable signal quality.	EE
	11/24	1	46,49	Change PU4601, PU4901 Power components.	Request by Power team.	Power
	11/25	1	46,47,49,89	Change power components.	Request by Power team.	Power
	11/29	1	10	Change C1008 to 10pF.	Fine tuned signal slew rate to meet specification.	EE
		2	30	Change R3007 to 2.2KR.	By FAE suggestion.	EE
X02	12/04	1	81	Set BOM mark R8104, R8106, R8107, R8110, R8111, R8112.	Implement co-layout Madison and M96.	EE
		2	82,84	Add R8407, R8408 0R.	Implement co-layout Madison and M96.	EE
		3	80	Add R8016 10KR.	Implement co-layout Madison and M96.	EE
		4	83,84	Set BOM mark.	Implement co-layout Madison and M96.	EE
		5	83	Add L8306, L8307, C8397, R8301, R8302, R8303.	Implement co-layout Madison and M96.	EE
	12/05	1	37	Change R3756, C3720 connection.	Correct soft-start for EC power.	EE
	12/08	1	90	Set BOM mark.	Implement co-layout Madison and M96.	EE
	12/15	1	15	Delete RN1501, Add G1501~G1504.	Synchronize with DJ and supply sufficient power rail.	EE
		2	62	Add R6207 100KR.	Insure SPI Write-Protect pin signal level.	EE
		3	66	Change C6602 net name.	Correct signal name.	EE
		4	81	Add R8122 1KR, RN8101 4.7KR.	Meet M96 schematic check list.	EE
		5	82	Swap CLK_VGA_27M_NSS and CLK_VGA_27M_SS connection.	Solve external RGB display tremble issue.	EE

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Change notes

Document Number
Berry AMD Discrete/UMA

Date: Thursday, March 04, 2010 Sheet 93 of 95

File

Size
A3

Rev
A00

Change notes - Page 3

VERSION	DATE	ITEM	PAGE	Modify List	Issue Description	OWNER
X02	12/16	1	66	Change R6605 to 0R.	Assure power button level set to low.	EE
		2	37,76	Add net "8103_GPO".	Implement LAN DSM hardware function.	EE
	12/17	1	37	Add U3703.	To solve SPI WP signal malfunction on EC.	EE
	12/18	1	82	Add R8222 1MR.	Assure crystal resonant clock stable.	EE
		2	81	Set VRAM reset circuit.	Follow M96 reset circuit and reseve BOM option.	EE
	12/25	1	18	Change TC1801 to 330uF, 2V tolerance.	Implement common part for 1.5V power rail.	EE
		2	46	Change PR4603 to 127KR.	Set 5V current limitation.	Power
		3	46	Empty PR4618 and stuff PR4619.	Set Ultra-sonic mode to keep +15V_ALW voltage level.	Power
		4	10	Set RN1006 PU to +1.5V_SUS.	Follow AMD check list and cure +1.5V_RUN leakage.	EE
		5	62	Change R6206 to 1KR.	According to Safety request, verified OK.	Safety
		6	51	Change PR5102 1KR, PR5106 8.2KR, PR5107 5.62KR.	Set VDDR low voltage level to 0.9V.	EE
	12/29	1	10,37	Add Q1005, R1039, R1040.	Request by AMD to set CPU into HTC mode in DOS.	EE
		2	47	Change PR4720 93.1KR, PR4721 24KR.	Set power OCP value.	Power
	12/31	1	ALL	Change some resistors as short-pad or resistor array.	Save component counts.	EE
		2	ALL	Change some capacitors with smaller value or empty.	Save component counts.	EE
	01/04	1	15	Change R1507,R1508,R1509,R1510,R1511 to bead.	Filter power noise.	EMC
	01/05	1	7	Combine R707,R721 as RN711.	For more layout space.	EE
		2	81	Delete TP8101,TP8102.	Remove useless test point for more layout space.	EE
		3	7,80	Delete R716,R8020, combine R8009,R8010 as RN8001.	Redundant part.	EE
		4	37,39,41	R3747,R4104 short pad, delete R3722,R3904.	Redundant part.	EE
		5	46	Change PR4620 as short pad.	Redundant part.	EE
		6	51	Change PQ5101 with ESD protector.	Change to common part.	Power
		7	54	Empty R5405 and Stuff R5408.	Avoid LCD white panel.	EE
		8	62	Change R6205 to 0R.	Already have one 1KR ahead.	EE
	01/06	1	50	Add PR5004 10KR and empty PR5002.	Avoid +1.1V_ALW leakage in South Bridge.	EE
		2	13	Change R1342 to size 0603.	Synchronous schematic w/DJ.	EE
		3	79	Add R7921 and R7922.	Reserved RF team solution.	RF
	01/07	1	7	Add RN712,C722,C723	Reserve for SMBus signal quality tuning.	EE
		2	60	Change EC6007,EC6008 to 0.01uF.	According FAE Request.	IDT FAE
		3	39	Add Q3904.	According thermal team request.	Thermal
		4	21,18	Change location RN2105 to RN1801, add C1823,C1824.	For SMBus signal quality fine tune.	EE
		5	39,82,83	Remove C3912,TP8301,TP8302,TP8213.	Remove dummy part for more layout space.	EE
		6	76	Reserve C7601, C7602.	Fine tune USB signal quality.	EE
	01/08	1	79	Reserve EC7925,EC7926,EC7927.	Reserve by EMC team.	EMC
		2	77	Change RN7711 to 0R, L7701,L7702,L7703 to bead 22R.	According EMC measurement result.	EMC

0108

<Core Design>


DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Change notes			
File	Document Number	Rev	
Size	Berry AMD Discrete/UMA		A00
A3	Date: Thursday, March 04, 2010		Sheet 94 of 95

Change notes - Page 4

VERSION	DATE	ITEM	PAGE	Modify List	Issue Description	OWNER
X02	01/08	3	18,19	Add C1825,C1922.	Reduce V_REF ripple by EA team result.	EE
		4	37	Reserve C3721,C3722.	Prevent signal cross talk.	EE
		5	ALL	Change capacitors value and add C3723.	Ensure signal quality.	EE
	01/11	1	68	Change KB1 P/N.	According ME request.	ME
		2	66	Change R6601,R6602,R6604,R6606 to 1KR, R6603 to 470R.	Decrease LED brightness.	EE
	01/12	1	37	Add C3724, R3757.	To set accurate current detection in EC.	EE
		2	10	Add R1041 0R.	Add 0R for level shift off.	EE
	01/13	1	21,37	Add C3725, C2105.	Reserve for singal quality.	EE
	01/14	1	Power	Modify power team componets.	Request by Power Team.	Power
		2	7	Change RN712 to 22R.	Fine tuned damping resistor value.	EE
A00	02/08	1	66	Reserve R6609, R6610 1KR.	Add for future LED brightness balance.	EE
		2	68	Add keyboard back light circuit, remove R5403.	Add for keyboard with back light module.	EE
		3	69	Change HALLSW1 footprint for co-layout.	Change for co-layout different kind of HALLSW1.	EE
		4	77	Add AFTP7701, AFTP7702, AFTP7703.	Add AFTP test point for factory test.	EE
	02/10	1	Power	Update Obsolete parts.	Update obsolete parts due to policy.	Power
		2	79	Change HBT1 part number.	Change HBT1 part number to match ME EMN file.	ME
		3	47	Add PTC4710.	Add to solve board accoustic issue.	EE
	02/22	1	54	Remove co-layout pad.	As factory request.	EE
		2	42	Add C4217, C4401, C4402.	Ensure signal quality.	EE
		3	48	Delete Power Gap.	Request by Power Team.	Power
	02/23	1	ALL	Change to short pad.	Change most of 0-ohm resistors to short pad.	EE
	02/24	1	7,68,79	Reserve C724, C725, C6806, C6807, EC7928-EC7932.	As EMC team request.	EMC
	02/25	1	13	Add TP1309.	As factory request to add.	Factory
		2	7,68	Rename EMC capacitor to EC704,EC705,EC6801,EC6802.	Meet schematic standardization.	EE
		3	49,89	Change PR4913 to 3.9R, PR8905 to 6.98KR.	PR4913 for snubber, PR8905 for OCP.	Power
		4	21	Change R2133 to 0R.	Set GPIO input level from 0.5V to 0V.	EE
		5	79	Remove EC7928.	Layout space limitation.	EE
	02/26	1	39,42	Empty R3906 and Change R4202 from 0R to 1KR.	It is for solving T8 shutdown issue.	EE
	03/03	1	60	Change SPK1 part number.	Request by ME.	ME
	03/05	1	20,24,37	Empty R2029,R2404,R3751.	Saving unused components.	EE
	03/08	1	48	Stuff PU4803 and empty PU4804.	Place the H/S and L/S MOS at the same surface.	Power

0308-1

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Rev	A00
		Title Change notes	
Size A3	Document Number Berry		
Date: Monday, March 08, 2010		Sheet 95 of 95	