


***E440***

***NM-A151 Rev1.0 Schematic***

***Intel Haswell Processor with DDRIII + Lynx point PCH  
nVIDIA N14P-GV2/ N14M-GL***

***2013-07-11 Rev 1.0***

Security Classification	LC Future Center Secret Data			Title <b>Cover Page</b>		
Issued Date	2012/12/05	Deciphered Date	2014/12/05			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size Custom	Document Number <b>E440 NM-A151</b>	Rev 1.0
				Date: Thursday, July 11, 2013	Sheet 1	of 57

**N14P-GV2 2G**  
**N14M-GL 1G**  
 VRAM 128M\*16 \*4  
 VRAM 256M\*16 \*4  
 Page 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33

**Intel CPU**  
**Haswell**  
**rPGA-989**  
 37.5mm\*37.5mm  
 Page 5, 6, 7, 8, 9, 10, 11

**Memory BUS (DDRIII)**  
**Dual Channel**  
**1.35V DDRIII 1066/1333/1600 MT/s**  
**DDR3-SO-DIMM X2**  
 BANK 0, 1, 2, 3  
**UP TO 16G**

**HDMI Conn.**  
 HDMI1.4b Page 36

**eDP Conn.**  
 Page 35

**Docking Conn**  
 USB 3.0 Port 1  
 Page 51

**CRT Conn.**  
 Page 35

**USB Left**  
 USB 3.0 Port 2  
 USB 3.0 Port 5  
 Page 50

**Small Board**

**Realtek RTL8111G**  
 LAN Board

**Realtek RTS5227**  
 USB Charge Port  
 Card Reader Board

**ODD Board For 15"**  
 Card Reader Board

**JRJ45 Conn.**  
 PCIe port 4 Page 42

**JUCR Conn.**  
 PCIe port 3 Page 43

**SATA ODD For 15"**  
 SATA Port 2 Page 44

**SATA ODD For 14"**  
 SATA Port 2 Page 45

**SATA HDD**  
 SATA Port 1 Page 44

**SPI ROM**  
 (4MB+8MB)  
 Page 17

**Intel PCH**  
**Lynx point**  
**695 ball FCBGA**  
 20mm\*20mm  
 Page 14, 15, 16, 17, 18, 19, 20, 21, 22

**Touch panel**  
 USB 2.0 Port 4  
 Page 51

**USB Right**  
 USB 2.0 Port 5  
 Sub Board Page 50

**Int. Camera**  
 USB 2.0 Port 13  
 Page 34

**PCleMini Card**  
 WLAN  
 PCIe Port 5  
 USB 2.0 Port 10  
 Page 39

**mSATA SSD**  
 SATA Port 0  
 Page 37

**PCleMini Card**  
 WWAN  
 USB 2.0 Port 11  
 Page 38

**Codec**  
**COX 20751**  
 Page 45

**SPK Conn.**  
 Page 46

**Int. Comb Conn.**  
 (Ext MIC & HP)  
 Page 34

**Security EEPROM**  
 SMBus Port3  
 Page 41

**Click Pad**  
 SMBus Port3  
 Page 47

**Track Point**  
 SMBus  
 Page 48

**Power Circuit DC/DC**  
 Page 52, 53, 54, 55, 56, 57,  
 58, 59, 60, 61, 62

**DC/DC Interface CKT.**  
 Page 51

**Finger Print Conn**  
 Page 56

**POWER/B Conn.**  
 Page 40

**ODD/B Conn.**  
 page 41

**Touch Pad Conn**  
 Page 56

**Click Pad Conn**  
 Page 55

**SIM Conn**  
 Page 54

**Track Point Conn**  
 Page 53

**Debug Port**  
 Page 39

**EC**  
**ITE IT8586E-CX**  
 Page 47

**G-Sensor**  
**LIS34ALTR**  
 Page 47

**Int.K/B**  
 Page 46

**Thermal Sensor**  
**EMC 1403**  
 SMBus Port3  
 Page 40

Security Classification	LC Future Center Secret Data		
Issued Date	2012/12/05	Deciphered Date	2014/12/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

**LCFC**

Size Custom Document Number **E440 NM-A151** Rev 1.0

Voltage Rails ( O --> Means ON , X --> Means OFF )

Power Plane	B+	+3VALW	+1.5V	+5VS +3VS +1.5VS +VCCSA +V1.5S_VCCP +CPU_CORE +VGA_CORE +GFX_CORE +1.8VS +1.05VS +0.75VS +3.3VS_VGA +1.5VS_VGA +1.05VS_VGA
State				
S0	O	O	O	O
S3	O	O	O	X
S5 S4/AC Only	O	O	X	X
S5 S4 Battery only	O	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

USB Port Table

USB 2.0	USB 3.0	Port	4 External USB Port
		0	Camera
	XHCI1	1	USB Port (Right Side)
		2	USB Port (Left Side)
		3	
		4	
		5	USB Port (Right Side)
		6	
		7	
	EHCI2	8	
		9	
		10	Mini Card(WLAN)
		11	
		12	
		13	Blue Tooth

BOM Structure Table

BOM Structure	BTO Item
HDMI@	HDMI part
CHG@	USB charger part
NOCHG@	No USB charger part
CMOS@	CMOS sensor support part
8171@	QCA8171 LAN part
8171S@	QCA8171 LAN surge part
SURGE@	QCA8171&8172 LAN surge part
X76@	X76 Level part for VRAM
GC6@	NV CG6 support part
NOGC6@	
AOAC@	AOAC support part
KBL@	K/B Light part
ME@	ME part
SLI@	For SLI function part
DS3@	Deep S3 support part
S3@	For S3 function part
GT@	NV chip part
@	Unpop
EDP@	Support EDP panel function
daul@	Support daul channel panel function

SMBUS Control Table

	SOURCE	Main VGA	2nd VGA	BATT	IT8580E	SODIMM	WLAN WiMAX	Thermal Sensor	PCH	CP Module
EC_SMB_CLK1 EC_SMB_DA1	IT8580E +3VALW	X	X	V +3VALW	X	X	X	X	X	X
EC_SMB_CLK2 EC_SMB_DA2	IT8580E +3VS	V +3VS	V +3VS	X	X	X	X	V +3VS	V +3V_PCH	X
PM_SMBCLK PM_SMBDATA	PCH +3V_PCH	X	X	X	X	V +3VS	V +3VS	X	V +3V_PCH	V +3VS

PCIE PORT LIST

Port	Device
1	LAN
2	WLAN
3	
4	Card Reader
5	
6	
7	
8	

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

EC SM Bus2 address

Device	Address
Thermal Sensor EMC1403-2	1001_101xb
Master VGA	0x9E
Slave VGA	0x9C

PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb




Security Classification	LC Future Center Secret Data			
Issued Date	2012/12/05	Deciphered Date	2014/12/05	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				

Title	Notes List		LCFC	
Size	Document Number	Rev	E440 NM-A151	
Date	Thursday, July 11, 2013	Sheet	3	of 57


Hot plug detect for IFP link E

## VGA and GDDR5 Voltage Rails (N13Px GPIO)

GPIO	I/O	ACTIVE	Function Description
GPIO0	OUT	-	GPU VID4
GPIO1	OUT	-	GPU VID3
GPIO2	OUT	-	VGA_BL_PWM
GPIO3	OUT	-	VGA_ENVDD
GPIO4	OUT	-	VGA_ENBKL
GPIO5	OUT	-	GPU VID1
GPIO6	OUT	-	GPU VID2
GPIO7	OUT	-	DPRSLPVR_VGA
GPIO8	I/O	-	Thermal Catastrophic Over Temperature
GPIO9	OUT	-	GPIO9
GPIO10	OUT	-	Memory VREF Control
GPIO11	OUT	-	GPU VID0
GPIO12	IN		AC Power Detect Input (10K pull High)
GPIO13	OUT	-	GPU VID5
GPIO14	OUT	-	FB_CLAMP_TOGGLE_REQ#
GPIO15	IN	N/A	(100K pull low)
GPIO16	OUT	-	FRMLCK#
GPIO17	IN	N/A	
GPIO18	IN	-	dGPU_HDMI_HPD
GPIO19	IN	-	HPD_IRQ



1. all power rail ramp up time should be larger than 40us



1. all GPU power rails should be turned off within 10ms  
2. Optimus system VDD33 avoids drop down earlier than NVDD and FBVDDQ

## Performance Mode P0 TDP at Tj = 102 C\* (GDDR5)

Products	GPU (4)	Mem (1,5)	NVCLK /MCLK (MHz)	NVVDD (V)			FBVDD (1.35V)		FBVDDQ (GPU+Mem) (1.35V)		PCI Express (1.05V) (6)		I/O and PLLVDD (1.8V)		I/O and PLLVDD (1.05V)		Other (3.3V)	
(W)	(W)	(W)	(V)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)	(mA)
N13X 128bit 1GB GDDR5	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD


Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

	Device ID		setting	I2C Slave addresses ID
N13P-GT (28nm)	0x0FDB	SMB_ALT_ADDR (ROM_SO Bit 1)	0	0x9E
			1	0x9C

GPU	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4	
N13P-GT1 28nm	PU 10K	PU 25K	PU 45K	PD 35K	PD 10K	PU 5K	PD 10K	Master
	PU 20K	PU 25K	PU 45K	PD 35K	PD 10K	PD 5K	PD 10K	Slave

GPU		N13P-GT		
FB Memory (GDDR5)		ROM_SI		
Samsung 2500MHz	K4G10325FG-HC04			
	32Mx32	PD 45K		
Hynix 2500MHz	H5GQ1H24BFR-T2C			
	32Mx32	PD 35K		
Samsung 2500MHz	K4G20325FD-FC04			
	64Mx32	PD 30K		
Hynix 2500MHz	H5GQ2H24MFR-T2C			
	64Mx32	PD 25K		

Security Classification	LC Future Center Secret Data				Title	
Issued Date	2012/12/05	Deciphered Date	2014/12/05		VGA Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size Custom	Document Number E440 NM-A151
					Date: Thursday, July 11, 2013	Rev 1.0
					Sheet 4 of 57	







## To HDMI

<34> CPU\_HDMI\_TX2-  
<34> CPU\_HDMI\_TX2+  
<34> CPU\_HDMI\_TX1-  
<34> CPU\_HDMI\_TX1+  
<34> CPU\_HDMI\_TX0-  
<34> CPU\_HDMI\_TX0+  
<34> CPU\_HDMI\_CLK-  
<34> CPU\_HDMI\_CLK+

CPU\_HDMI\_TX2- T28  
CPU\_HDMI\_TX2+ U28  
CPU\_HDMI\_TX1- T30  
CPU\_HDMI\_TX1+ U30  
CPU\_HDMI\_TX0- U29  
CPU\_HDMI\_TX0+ V29  
CPU\_HDMI\_CLK- U31  
CPU\_HDMI\_CLK+ V31

DDIB\_TXBN\_0  
DDIB\_TXBP\_0  
DDIB\_TXBN\_1  
DDIB\_TXBP\_1  
DDIB\_TXBN\_2  
DDIB\_TXBP\_2  
DDIB\_TXBN\_3  
DDIB\_TXBP\_3

<42> CPU\_DOCK\_TX0-  
<42> CPU\_DOCK\_TX0+  
<42> CPU\_DOCK\_TX1-  
<42> CPU\_DOCK\_TX1+

CPU\_DOCK\_TX0- T34  
CPU\_DOCK\_TX0+ U34  
CPU\_DOCK\_TX1- U35  
CPU\_DOCK\_TX1+ V35

DDIC\_TXCN\_0  
DDIC\_TXCP\_0  
DDIC\_TXCN\_1  
DDIC\_TXCP\_1  
DDIC\_TXCN\_2  
DDIC\_TXCP\_2  
DDIC\_TXCN\_3  
DDIC\_TXCP\_3

## Docking DP

JCPU1H\_ME@Haswell rPGA EDS

eDP

EDP\_AUXN  
EDP\_AUXP  
EDP\_HPDP  
EDP\_RCOMP  
EDP\_DISP\_UTIL

DDI

EDP\_TXN\_0  
EDP\_TXP\_0  
EDP\_TXN\_1  
EDP\_TXP\_1  
FDI\_TXN\_0  
FDI\_TXP\_0  
FDI\_TXN\_1  
FDI\_TXP\_1


P35 CPU\_EDP\_TX0-  
P36 CPU\_EDP\_TX0+  
N34 CPU\_EDP\_TX1-  
P34 CPU\_EDP\_TX1+  
P33 FDI\_CTX\_PRX\_N0  
P33 FDI\_CTX\_PRX\_P0  
N32 FDI\_CTX\_PRX\_N1  
P32 FDI\_CTX\_PRX\_P1

DDID\_TXDN\_0  
DDID\_TXDP\_0  
DDID\_TXDN\_1  
DDID\_TXDP\_1  
DDID\_TXDN\_2  
DDID\_TXDP\_2  
DDID\_TXDN\_3  
DDID\_TXDP\_3

COMPENSATION PU FOR eDP  
CAD Note: Trace width=20 mils, Spacing=25mil,  
Max length=100 mils.

## To eDP Panel

## HPD INVERSION FOR EDP




## CFG STRAPS For CPU

(CFG[17:0] internal pull high 5 ~15K to VCCIO)


### PEG Static Lane Reversal - CFG2 is for the 16x

CFG2	<ul style="list-style-type: none"> <li>1: (Default) Normal Operation; Lane# definition matches socket pin map definition</li> <li>0: Lane Reversed</li> </ul>
------	---




### Display Port Presence Strap

CFG4	<ul style="list-style-type: none"> <li>1: Disabled No Physical Display Port attached to Embedded Display Port</li> <li>0: Enabled; An external Display Port device is connected to the Embedded Display Port</li> </ul>
------	---



### PCIe Port Bifurcation Straps

CFG[6:5]	<ul style="list-style-type: none"> <li>11: Func 1 Disabled, Func 2 Disabled (x16,---,---)</li> <li>10: Func 1 Enabled, Func 2 Disabled (x8,x8,---)</li> <li>01: Func 1 Disabled, Func 2 Enabled</li> <li>00: Func 1 Enabled, Func 2 Enabled (x8,x4,x4)</li> </ul>
----------	---



### PEG DEFER TRAINING

CFG7	<ul style="list-style-type: none"> <li>1: (Default) PEG Train Immediately Following XXRESETB Deassertion</li> <li>0: PEG Wait for BIOS for Training</li> </ul>
------	--







**VDD Decoupling :**



1. MB Bottom Socket Edge	--> 2* 330uf, 6mΩ
2. 6x MB Bottom Socket Cavity	--> 11* 22 µF (0805), 3mΩ
5x MB Top Socket Cavity	
3. 5x MB Bottom Socket Cavity	--> 10 x 10 µF (0805), 3mΩ
5x MB Top Socket Cavity	


The diagram illustrates the power sense circuit for the RC39 and RC41 resistors. It shows two horizontal lines representing the power rails. The top line is labeled 'VCCSENSE' and the bottom line is labeled 'VSSSENSE'. A red arrow points to the 'VCCSENSE' line with the label '<64>'. A red arrow points to the 'VSSSENSE' line with the label '<10,64>'. A blue dashed box encloses the two resistors, RC39 and RC41, which are connected in series between the two rails. RC39 is connected to the top rail and RC41 is connected to the bottom rail. The resistors are labeled 'RC39 100\_0402\_1%' and 'RC41 100\_0402\_1%'. A red arrow points to the top rail with the label '+VCC\_CORE'. A red arrow points to the bottom rail with the label 'Close to CPU'. A blue dashed box is also present on the right side of the diagram, labeled 'Reserve 0-Ohm on Power Side'.



Security Classification	LC Future Center Secret Data		
Issued Date	2012/12/05	Deciphered Date	2014/12/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL, AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title			
CPU_POWER			
Size	Document Number	Rev	
Custom	E440 NM-A151	1.0	
Date:	Thursday, July 11, 2013	Sheet	9 of 57




**DDR3 SO-DIMM A**


**1uF \*4, 10uF \*7, 330uF \*1**

**Layout Note :**


1. Placed near JDDR3L
2. Place these 4 Caps near Command and Control signals of DIMMA



**Layout Note : Placed near JDDR3L1.Pin203, 204**


Security Classification	LC Future Center Secret Data			Title	
Issued Date	2012/12/05	Deciphered Date	2014/12/05	<b>DDR3 SO-DIMMA/1</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number <b>E440 NM-A151</b>
				Date: Thursday, July 11, 2013	Rev 1.0
				Sheet 11 of 57	

3A@1.5V





Size	Document Number	Rev
Custom	<b>E440 NM-A151</b>	1.0
Date:	Thursday, July 11, 2014	Sheet 13 of 57

## JCMOS, JME Setting, Need Under DDR Door




1. INTVRMEN, should always be pull high  
H : Integrated VRM enable (Default)  
L : Integrated VRM disable
2. Internal Voltage Regulator Enable:  
This signal enables the internal 1.05 V regulators.



During Reset", Immediately after Reset and S3/S4/S5  
1. JTAG\_TDI, JTAG\_TMS --> Int. PU 20K  
2. JTAG\_TCK --> Int. PD 20K  
3. JTAG\_TDO --> High-Z

- @T64 1 PCH JTAG\_TCK AB3
- @T65 1 PCH JTAG\_TMS AD1
- @T66 1 PCH JTAG\_TDI AE2
- @T67 1 PCH JTAG\_TDO AD3




SATA Impedance Compensation :  
--> Place the resistor within 500 mils of the PCH.  
Avoid routing next to clock pins.


1. 可以做實驗將RH12拿掉

## HDA AUDIO SIGNAL


### HDA AUDIO For Codec




### Isolation











### HDA STRAP



### RTCVCC Circuit



Security Classification		LC Future Center Secret Data		Title		
Issued Date	2012/12/05	Deciphered Date	2014/12/05	PCH_RTC/HDA/SATA		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
Size	Document Number		E440 NM-A151			Rev
Custom						1.0
Date:	Thursday, July 11, 2013		Sheet	13	of	57



A16 swap override Strap/Top-Block Swap Override jumper

PCI\_GNT3#

Low = A16 swap override/Top-Block Swap Override enabled

★ \*\*High=Default


1. The signal has a weak internal pull-up, which is disabled after PLTRST# deasserts.
2. When sampled : Rising edge of PWROK

### Boot BIOS Straps (BBS)

BBS_BIT1 (GPIO51)	BBS_BIT0 (GPIO19)	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI ★


1. GPIO51/19 has weak internal pull-up via 20kohm
2. The internal pull-up is disabled after PLTRST# deasserts.
3. GPIO51 (bit 11) at the rising edge of PWROK  
SATA1GP/GPIO19 (bit 10) at the rising edge of PWROK.

For ESD






Security Classification	LC Future Center Secret Data	
Issued Date	2012/12/05	Deciphered Date 2014/12/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		

Title		Size		Document Number	Rev
PCH_CRT/EDP/DDP		Custom		E440 NM-A151	1.0
Date:	Thursday, July 11, 2013	Sheet	14	of	57




SUSACK# R RH61 1 0.0402 5% SUSWARN# R  
 Stuff RH289 if EC does not want to involve in the handshake mechanism for the DeepSX state entry and exit



APWROK may come up earlier than PWROK but no later


PCH to EC

APWROK only for A phase



DSWREN must be always pulled high to +RTCVCC  
 DSWREN - Internal Deep Sleep 1.05V regulator  
 \*\*\*H : Enable  
 L : Disable

For Deep S3  
 For WLAN WAKE# (Disable)



For Deep S3  
 Can be left NC when IAMT is not support on the platform

SUSCLK/GPIO62

This signal has a weak internal pull-up.  
 0 = Disable PLL On-Die voltage regulator.  
 \* 1 = Enable PLL On-Die voltage regulator.  
 NOTES:  
 1. The internal pull-up is disabled after RSMRST# deasserts.  
 2. This signal is in the Suspend well.


Security Classification			
LC Future Center Secret Data			
Issued Date	2012/12/05	Deciphered Date	2014/12/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title	
PCH_DMI/FDI/PM	
Size	Document Number
Custom	E440 NM-A151
Date	Thursday, July 11, 2013
Sheet	15 of 57
Rev	1.0












8MB + 4MB SPI ROM, 5MB ME(SBA), Security EEPROM







SM Bus





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/12/05	Deciphered Date	2014/12/05	PCH_LPC/SPI/SM BUS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Custom	Document Number	E440 NM-A151		Rev 1.0
Date:	Thursday, July 11, 2013	Sheet	17	of 57	






#### SKU ID

Function	PCH_GPIO38	PCH_GPIO67	PCH_GPIO70
* Optimus	0	0	
Reserve	0	1	
DIS	1	0	
* UMA	1	1	
* 14"			0
* 15"			1





CONFIG	GPIO16, 49
* USB X4,PCIEX8,SATAx6	11
USB X6,PCIEX8,SATAx4	01






No use Flexible I/O pin, delete RH172, RH174


Fixed Signals				Muxed Signals		Fixed Signals								Muxed Signals		Fixed Signals			
USB3 1	USB3 2	USB3 5	USB3 6	PCIE 1	PCIE 2	PCIE 3	PCIE 4	PCIE 5	PCIE 6	PCIE 7	PCIE 8	PCIE 9	PCIE 10	SATA 4	SATA 5	SATA 0	SATA 1	SATA 2	SATA 3
				(00)	(00)									(00)	(00)				
				USB3 3	USB3 4									PCIE 1	PCIE 2				
				(01)	(01)									(01)	(01)				

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/12/05	Deciphered Date	2014/12/05	PCH_GPIO/CPU-MISC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number E440 NM-A151
				Date: Thursday, July 11, 2013	Rev 1.0





















CALIBRATION PIN	DDR3
FB_CAL_x_PD_VDDQ	40.2Ohm
FB_CAL_x_PU_GND	42.2Ohm
FB_CAL_xTERM_GND	51.1Ohm



N14PGV2@  
SA00005NC10




VDD33 (+3VS\_VGA)

IFPx\_IOVDD

NVVDD (+VGA\_CORE)


FBVDDQ (+1.5VS\_VGA)

PEX\_VDD (+1.05VS\_VGA)



## NV Recommended Power On Sequencing Order

X=A and B  
Y=C,D,E and F

Security Classification	LC Future Center Secret Data		Title		
Issued Date	2012/12/05	Deciphered Date	2014/12/05	N14P_VDD/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size Custom Document Number <b>E440 NM-A151</b> Date: Thursday, July 11, 2013 Sheet 26 of 57 Rev 1.0

<28,29> FBA\_D[0..63] FBA\_D[0..63]  
<28,29> FBA\_DQM[7..0] FBA\_DQM[7..0]  
<28,29> FBA\_DQS[7..0] FBA\_DQS[7..0]  
<28,29> FBA\_DQS#[7..0] FBA\_DQS#[7..0]

FBA\_MA[15..0] FBA\_MA[15..0] <28,29>  
FBA\_BA[2..0] FBA\_BA[2..0] <28,29>

FBA\_D0 F18 FBA\_D00  
FBA\_D1 F18 FBA\_D01  
FBA\_D2 F18 FBA\_D02  
FBA\_D3 F17 FBA\_D03  
FBA\_D4 D20 FBA\_D04  
FBA\_D5 D21 FBA\_D05  
FBA\_D6 F20 FBA\_D06  
FBA\_D7 E21 FBA\_D07  
FBA\_D8 E18 FBA\_D08  
FBA\_D9 D15 FBA\_D09  
FBA\_D10 F15 FBA\_D10  
FBA\_D11 F13 FBA\_D11  
FBA\_D12 C13 FBA\_D12  
FBA\_D13 B13 FBA\_D13  
FBA\_D14 E13 FBA\_D14  
FBA\_D15 D13 FBA\_D15  
FBA\_D16 B15 FBA\_D16  
FBA\_D17 C16 FBA\_D17  
FBA\_D18 A13 FBA\_D18  
FBA\_D19 A15 FBA\_D19  
FBA\_D20 B18 FBA\_D20  
FBA\_D21 A18 FBA\_D21  
FBA\_D22 A19 FBA\_D22  
FBA\_D23 C19 FBA\_D23  
FBA\_D24 B24 FBA\_D24  
FBA\_D25 A25 FBA\_D25  
FBA\_D26 A24 FBA\_D26  
FBA\_D27 A21 FBA\_D27  
FBA\_D28 B21 FBA\_D28  
FBA\_D29 C20 FBA\_D29  
FBA\_D30 C21 FBA\_D30  
FBA\_D31 R22 FBA\_D31  
FBA\_D32 R24 FBA\_D32  
FBA\_D33 T22 FBA\_D33  
FBA\_D34 R23 FBA\_D34  
FBA\_D35 N25 FBA\_D35  
FBA\_D36 N26 FBA\_D36  
FBA\_D37 N23 FBA\_D37  
FBA\_D38 N24 FBA\_D38  
FBA\_D39 V23 FBA\_D39  
FBA\_D40 V22 FBA\_D40  
FBA\_D41 T23 FBA\_D41  
FBA\_D42 U22 FBA\_D42  
FBA\_D43 Y24 FBA\_D43  
FBA\_D44 AA24 FBA\_D44  
FBA\_D45 V22 FBA\_D45  
FBA\_D46 AA23 FBA\_D46  
FBA\_D47 AB27 FBA\_D47  
FBA\_D48 AB25 FBA\_D48  
FBA\_D49 AD26 FBA\_D49  
FBA\_D50 AC25 FBA\_D50  
FBA\_D51 AA27 FBA\_D51  
FBA\_D52 AA26 FBA\_D52  
FBA\_D53 V26 FBA\_D53  
FBA\_D54 Y25 FBA\_D54  
FBA\_D55 R26 FBA\_D55  
FBA\_D56 T25 FBA\_D56  
FBA\_D57 N27 FBA\_D57  
FBA\_D58 R27 FBA\_D58  
FBA\_D59 V26 FBA\_D59  
FBA\_D60 V27 FBA\_D60  
FBA\_D61 W27 FBA\_D61  
FBA\_D62 W27 FBA\_D62  
FBA\_D63 W25 FBA\_D63

Part 2 of 6


MEMORY  
INTERFACE A

FBA\_CMD0 C27 FBA\_CS0#\_L FBA\_CS0#\_L <28>  
FBA\_CMD1 C26 FBA\_ODT\_L FBA\_ODT\_L <28>  
FBA\_CMD2 E24 FBA\_CKE\_L FBA\_CKE\_L <28>  
FBA\_CMD3 F24 FBA\_RST# FBA\_RST# <28,29>  
FBA\_CMD4 D27 FBA\_MA14 FBA\_MA14 <28>  
FBA\_CMD5 D26 FBA\_MA15 FBA\_MA15 <28,29>  
FBA\_CMD6 F25 FBA\_CAS# FBA\_CAS# <28,29>  
FBA\_CMD7 F26 FBA\_CS0#\_H FBA\_CS0#\_H <29>  
FBA\_CMD8 F23 FBA\_ODT\_H FBA\_ODT\_H <29>  
FBA\_CMD9 G22 FBA\_CKE\_H FBA\_CKE\_H <29>  
FBA\_CMD10 G23 FBA\_MA13 FBA\_MA13 <28,29>  
FBA\_CMD11 G24 FBA\_MA12 FBA\_MA12 <28,29>  
FBA\_CMD12 F27 FBA\_RAS# FBA\_RAS# <28,29>  
FBA\_CMD13 G25 FBA\_CS0#\_L FBA\_CS0#\_L <28>  
FBA\_CMD14 G27 FBA\_CS0#\_H FBA\_CS0#\_H <29>  
FBA\_CMD15 G26 FBA\_ODT\_L FBA\_ODT\_L <28>  
FBA\_CMD16 M24 FBA\_ODT\_H FBA\_ODT\_H <29>  
FBA\_CMD17 M23 FBA\_CKE\_L FBA\_CKE\_L <28>  
FBA\_CMD18 K23 FBA\_CKE\_H FBA\_CKE\_H <29>  
FBA\_CMD19 M27 FBA\_MA11 FBA\_MA11 <28,29>  
FBA\_CMD20 M26 FBA\_MA10 FBA\_MA10 <28,29>  
FBA\_CMD21 M25 FBA\_MA9 FBA\_MA9 <28,29>  
FBA\_CMD22 K26 FBA\_MA8 FBA\_MA8 <28,29>  
FBA\_CMD23 K22 FBA\_MA7 FBA\_MA7 <28,29>  
FBA\_CMD24 J23 FBA\_MA6 FBA\_MA6 <28,29>  
FBA\_CMD25 J25 FBA\_MA5 FBA\_MA5 <28,29>  
FBA\_CMD26 J24 FBA\_MA4 FBA\_MA4 <28,29>  
FBA\_CMD27 K27 FBA\_MA3 FBA\_MA3 <28,29>  
FBA\_CMD28 K25 FBA\_MA2 FBA\_MA2 <28,29>  
FBA\_CMD29 J27 FBA\_MA1 FBA\_MA1 <28,29>  
FBA\_CMD30 J26 FBA\_MA0 FBA\_MA0 <28,29>  
FBA\_CMD31 D19 FBA\_DQM0 FBA\_DQM0 <28>  
FBA\_CMD32 D14 FBA\_DQM1 FBA\_DQM1 <28>  
FBA\_CMD33 C17 FBA\_DQM2 FBA\_DQM2 <28>  
FBA\_CMD34 C22 FBA\_DQM3 FBA\_DQM3 <28>  
FBA\_CMD35 P24 FBA\_DQM4 FBA\_DQM4 <28>  
FBA\_CMD36 W24 FBA\_DQM5 FBA\_DQM5 <28>  
FBA\_CMD37 AA25 FBA\_DQM6 FBA\_DQM6 <28>  
FBA\_CMD38 U25 FBA\_DQM7 FBA\_DQM7 <28>


FBA\_DQS\_RN0 F19 FBA\_DQS#0 FBA\_DQS#0 <28>  
FBA\_DQS\_RN1 C14 FBA\_DQS#1 FBA\_DQS#1 <28>  
FBA\_DQS\_RN2 A16 FBA\_DQS#2 FBA\_DQS#2 <28>  
FBA\_DQS\_RN3 A22 FBA\_DQS#3 FBA\_DQS#3 <28>  
FBA\_DQS\_RN4 P25 FBA\_DQS#4 FBA\_DQS#4 <28>  
FBA\_DQS\_RN5 W22 FBA\_DQS#5 FBA\_DQS#5 <28>  
FBA\_DQS\_RN6 AB27 FBA\_DQS#6 FBA\_DQS#6 <28>  
FBA\_DQS\_RN7 C12 FBA\_DQS#7 FBA\_DQS#7 <28>  
FBA\_DQS\_WP0 E19 FBA\_DQS#0 FBA\_DQS#0 <28>  
FBA\_DQS\_WP1 C15 FBA\_DQS#1 FBA\_DQS#1 <28>  
FBA\_DQS\_WP2 B16 FBA\_DQS#2 FBA\_DQS#2 <28>  
FBA\_DQS\_WP3 B22 FBA\_DQS#3 FBA\_DQS#3 <28>  
FBA\_DQS\_WP4 R25 FBA\_DQS#4 FBA\_DQS#4 <28>  
FBA\_DQS\_WP5 W23 FBA\_DQS#5 FBA\_DQS#5 <28>  
FBA\_DQS\_WP6 AB26 FBA\_DQS#6 FBA\_DQS#6 <28>  
FBA\_DQS\_WP7 T26 FBA\_DQS#7 FBA\_DQS#7 <28>  
FBA\_CLK0 D24 FBA\_CLK0# FBA\_CLK0# <28>  
FBA\_CLK1 D25 FBA\_CLK0# FBA\_CLK0# <28>  
FBA\_CLK2 N22 FBA\_CLK1# FBA\_CLK1# <29>  
FBA\_CLK3 M22 FBA\_CLK1# FBA\_CLK1# <29>  
FBA\_WCK0 D18 FBA\_WCK0# FBA\_WCK0# <28>  
FBA\_WCK1 C19 FBA\_WCK0# FBA\_WCK0# <28>  
FBA\_WCK2 D17 FBA\_WCK0# FBA\_WCK0# <28>  
FBA\_WCK3 D16 FBA\_WCK0# FBA\_WCK0# <28>  
FBA\_WCK4 T24 FBA\_WCK0# FBA\_WCK0# <28>  
FBA\_WCK5 U24 FBA\_WCK0# FBA\_WCK0# <28>  
FBA\_WCK6 V24 FBA\_WCK0# FBA\_WCK0# <28>  
FBA\_WCK7 V25 FBA\_WCK0# FBA\_WCK0# <28>

## Mode D - Mirror Mode Mapping

Address	DATA Bus
FBx_CMD0	0..31 CS0#_L
FBx_CMD1	32..63
FBx_CMD2	ODT_L
FBx_CMD3	CKE_L
FBx_CMD4	A14 A14
FBx_CMD5	RST RST
FBx_CMD6	A9 A9
FBx_CMD7	A7 A7
FBx_CMD8	A2 A2
FBx_CMD9	A0 A0
FBx_CMD10	A4 A4
FBx_CMD11	A1 A1
FBx_CMD12	BA0 BA0
FBx_CMD13	WE# WE#
FBx_CMD14	A15 A15
FBx_CMD15	CAS# CAS#
FBx_CMD16	CS0#_H
FBx_CMD17	
FBx_CMD18	ODT_H
FBx_CMD19	CKE_H
FBx_CMD20	A13 A13
FBx_CMD21	A8 A8
FBx_CMD22	A6 A6
FBx_CMD23	A11 A11
FBx_CMD24	A5 A5
FBx_CMD25	A3 A3
FBx_CMD26	BA2 BA2
FBx_CMD27	BA1 BA1
FBx_CMD28	A12 A12
FBx_CMD29	A10 A10
FBx_CMD30	RAS# RAS#




For GC6 (+1.5V\_VGA)




Security Classification	LC Future Center Secret Data
Issued Date	2012/12/05
Deciphered Date	2014/12/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.	





Title	N14P_MEM IF/FB CLAMP
Size	Document Number
Custom	E440 NM-A151
Date	Thursday, July 11, 2013
Sheet	27 of 57
Rev	1.0

# Memory Partition A - Lower 32 bits




# Memory Partition A - Upper 32 bits





Load BOM時，要改成RV86, RV77



Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

Resistor Values	Pull-up to +3VS_VGA	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

SUB_VENDOR	
0	No VBIOS ROM
1	BIOS ROM is present (Default)

3GIO_PADCFG[3:0]	
0110	Gen1/Gen2 support only
0000	Gen3 support

FB[1:0]	
0	Reserved
1	Reserved
2	256MB (Default)
3	Reserved

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)

VGA_DEVICE	
0	3D Device (Class Code 302h)
1	VGA Device (Default)

PCIE_MAX_SPEED	
0	Limit booting to PCIe Gen1
1	Allow booting to PCIe Gen 2/3

PEX_PLL_EN_TERM	
0	Disable (Default)
1	Enable

USER Straps	
User [3:0]	
1000-1100	Customer defined

PCIE_SPEED_CHANGE_GEN3	
0	Disable PCIe Gen3 operation
1	Enable PCIe Gen3 operation


DP_PLL_VDD33V	
0	Reserved
1	Default

												X76 RV90	RV77	PU, RV78 PD, RV83	PU, RV79 PD, RV84	PU, RV80 PD, RV85	PD, RV86
GPU		FB Memory GDDR3		ROM_SO	ROM_SCLK	ROM_SI	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4						
S2G, X76~04 SA00005OM00	N14P-GV2	Samsung 1000MHz	K4W2G1646E-BC1A	PU 5K	PD 45K	PU 45.3K	PD 45.3K	PD 15K	PD 5K	PD 45.3K							
			128Mx16														
		Micron 1000MHz	MT41J128M16JT-093G		PD 30K												
			128Mx16														
		*Samsung 900MHz	K4W4G1646B-HC11		PD 20K												
			256Mx16														
		*Micron 900MHz	MT41K256M16HA-107G		PD 10K												
			256Mx16														

						<i>PU, RV78</i> <i>RV77</i>		<i>PU, RV79</i> <i>PD, RV83</i>	<i>PU, RV80</i> <i>PD, RV84</i>	<i>PD, RV85</i>	<i>PD, RV86</i>
	GPU	FB Memory GDDR3		ROM_SO	ROM_SCLK	ROM_SI	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
<i>S1G, X76~02</i> <i>SA00005SH20</i>	<i>N14M-GL</i>	*Samsung 1000MHz	K4W2G1646E-BC1A	<i>PD 10K</i>		PU 10K	PD 10K	PU 10K	PD 10K	<i>PD 10K</i>	
			128Mx16								
		Hynix 1000MHz	H5TQ2G63DFR-N0C			PD 10K	PU 10K	PU 10K	PD 10K		
			128Mx16								
		*Micron 1000MHz	MT41J128M16JT-093G			PU 10K	PD 10K	PD 10K	PD 10K		
			128Mx16								
		Samsung 900MHz	K4W4G1646B-HC11			PU 10K	PU 10K	PU 10K	PU 10K		
			256Mx16								
<i>M1G, X76~01</i> <i>SA00005M110</i>		Hynix 900MHz	H5TQ4G63MFR-11C			PU 10K	PU 10K	PD 10K	PD 10K		
			256Mx16								
		Micron 900MHz	MT41K256M16HA-107G			PD 10K	PD 10K	PU 10K	PU 10K		
			256Mx16								


Thermal Sensor

Thermal Sensor  
placed near by VRAM




Address 1001\_101xb  
Internal pull up 1.2K to 1.5V  
R for initial thermal shutdown temp


Close to U2



Close to BOTTOM DDR3




Close to +CPU\_CORE







REMOTE2+/-:  
Trace width/space:10/10 mil  
Trace length:<8"





## APS G-Sensor




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/12/05	Deciphered Date	2014/12/05	APS G-SENSOR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number <b>E440 NM-A151</b>
				Date: Thursday, July 11, 2013	Rev 1.0
				Sheet 33	of 57




### HDMI CONN.




### For ESD



Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/12/05	Deciphered Date	2014/12/05	HDMI CONN.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom
Date: Thursday, July 11, 2013				Sheet 34 of 57
Rev 1.0				E440 NM-A151




closer to JCRT




## CRT Connector


From PCH



From PCH




From PCH




Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/12/05	Deciphered Date	2014/12/05	CRT CONN.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Rev 1.0
Date: Thursday, July 11, 2013				Sheet 35 of 57



## LCDVDD Circuit




## CMOS Camera




## CMOS USB Port10




## ESD request




## EMI




Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/12/05	Deciphered Date	2014/12/05	LCD/CMOS CONN.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Rev 1.0
Date: Thursday, July 11, 2013				Sheet 36 of 57




## USB30 Front




## USB30 Back






Security Classification		LC Future Center Secret Data				Title			
Issued Date		2012/12/05		Deciphered Date		2014/12/05			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.									
Size		Document Number		E440 NM-A151				Rev 1.0	
Date:		Thursday, July 11, 2013		Sheet		37		of 57	


## SATA HDD CONN.




## SATA ODD CONN & ODD Power Control

## +5VS TO +5VS\_ODD



Security Classification		LC Future Center Secret Data		Title		
Issued Date	2012/12/05	Deciphered Date	2014/12/05	SATA HDD/ODD CONN.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
Size		Document Number		Date:		Rev
Custom		E440 NM-A151		Thursday, July 11, 2013		1.0
				Sheet 38 of 57		


Mini-Express Card(WLAN/WiMAX)



WLAN&BT Combo module circuits

	BT on module Enable	BT on module Disable
* PCH_BT_DISABLE#	H	L
PCH_BT_ON#	L	H


**Load Switch**  
**+3VALW To +3V\_WLAN** 1. softstart (RC) will check on EVT PCB  
2. if AOAC enable +3V\_WLAN always ON  
**+3VALW To +3V\_WWAN** if AOAC disable +3V\_WLAN is same as +3VS




Reserve for SW mini-pcie debug card.  
Series resistors closed to KBC side.

LPC_FRAME# R	R86	1	2	0.0402 5%	LPC_FRAME#	LPC_FRAME#	<17,44,48>
LPC_AD3 R	R87	1	2	0.0402 5%	LPC_AD3	LPC_AD3	<17,44,48>
LPC_AD2 R	R88	1	2	0.0402 5%	LPC_AD2	LPC_AD2	<17,44,48>
LPC_AD1 R	R89	1	2	0.0402 5%	LPC_AD1	LPC_AD1	<17,44,48>
LPC_AD0 R	R91	1	2	0.0402 5%	LPC_AD0	LPC_AD0	<17,44,48>
PCI_RST# R	R92	1	2	0.0402 5%	PLT_RST#	PLT_RST#	<17,44,48>
CLK_PCI_DB R	R106	1	2	0.0402 5%	CLK_PCI_DB	CLK_PCI_DB	<16>

**NGFF(SSD) & SIM CARD CONN.**





NGFF Detect Desc.		
	MSATA_DET#	3G_DET#
No Card	1	1
WWAN CARD	1	0
SSD CARD	0	0

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2012/12/05	Deciphered Date	2014/12/05	PCle-IWWAN/SIM SLOT		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number <b>E440 NW-A151</b>	
				Date:	Thursday, July 11, 2013	Sheet 40 of 57 Rev 1.0




### USB2.0, CR & LOGO Board





Security Classification		LC Future Center Secret Data				Title			
Issued Date		2012/12/05		Deciphered Date		2014/12/05			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.									
Size		Document Number		Rev		1.0			
Custom		E440 NM-A151							
Date:		Thursday, July 11, 2013				Sheet		41 of 57	

LAN (Port4)  
USB3.0/2.0 (Port1/3)  
DP(DDIC)



LAN CONN. (FFC)





DCIN CONN. (Coaxial)




## Click Pad




## Track point




## FAN CONN.




## TPM IC



## FingerPrint CONN.




## Touch Panel CONN.




## PWR BTN/LID SW CONN.



ON/OFF switch





1. Power Button/B link to Function/B Conn. 10pin
2. Lid Switch




## KeyBoard CONN.(14")




CONN PIN define need double check







## PC BEEP



## Speaker OUT




## SPK CONN.




## EXT. MIC/LINE IN


Apple --> EXT\_MIC\_A, HGND B  
Nokia --> EXT\_MIC\_B, HGND A




## HeadPhone/LINE OUT




## Audio Jack





### ESD Diode, close to JAUHP




### EMI, close to JAUHP




Security Classification		LC Future Center Secret Data				Title							
Issued Date		2012/12/05		Deciphered Date		2014/12/05		HDA-HP/EXT MIC/SPK CO					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.								Size		Document Number		Rev	
								Custom		E440 NM-A151		1.0	
								Date:		Thursday, July 11, 2013		Sheet 47 of 57	






- 1. Version CX : Don't Support Mirror Code
- Version DX/EX/FX : Support Mirror Code
- 2. For Mirror Code
- "H" --> Enable
- \*"L" --> Disable (Default)




**PROCHOT#**  
(EC asserts PROCHOT# signal by driving high,  
the level shifter must invert it and drive the processor side PROCHOT# low.)






**For factory EC flash**














Security Classification	LC Future Center Secret Data			Title  <b>BLANK</b>			
Issued Date	2012/12/05	Deciphered Date	2014/12/05				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev	
				Custom	<b>E440 NW-A151</b>	1.0	
				Date:	Thursday, July 11, 2013	Sheet 51 of 57	


Screw Hole





Security Classification	LC Future Center Secret Data			Title	
Issued Date	2012/12/05	Deciphered Date	2014/12/05	LED	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number E440 NM-A151
				Date: Thursday, July 11, 2013	Rev 1.0
				Sheet 52	of 57

**+3VALW to +3VM**



FOR SBA Function POWER(always mount)



**+3VS to +3VS\_VGA**






```
+3VS_VGA (En:DGPU_PWR_EN)
+VGA_CORE (En:NVDD_PWR_EN, POK:DGPU_PWROK)
+1.5VS_VGA (En:FBVDDQ_PWR_EN# = FB_CLAMP and DGPU_PWROK)
+1.05VS_VGA (En:DGPU_PWROK#)
```


Security Classification		LC Future Center Secret Data		Title			
Issued Date	2012/12/05	Deciphered Date	2014/12/05	DOCKING USB30/DP			
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>				Size	Document Number		
				Custom	E440 NW-A151		

# **Load Switch** **+5VALW To +5VS** **+3VALW To +3VS**



CPI, 14" only




**+5VS, C159 --> 1.5ms**  
**+3VS, C160 --> 2.5ms**




## **+3VALW To +3V\_PCH**




## **For DisCharge**








ADP_ID		
AC Adapter	90W	65W
R(K ohm)	open	10
ADP_ID(V)	3.3	1.65
Detection voltage	>2.64	1.32~1.98



**Thermal protect**  
 RT2 place to closed PQ401 with PU401  
 RT3 place to closed PQ402 with PU401  
 RT4 place to closed PQ501 with PU501  
 RT5 place to closed PQ312 with PU301  
 RT7 place to closed PQ804 with PU801  
 RT8 place to closed PQ1001 with PU901




RTC Battery



LC Future Center Secret Data				Title	
Security Classification	Issued Date	Deciphered Date	2014/07/01	PWR-DCIN / Vin Detector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF P&E DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				Custom	E440 NM-A151
				Date:	Thursday, July 11, 2013
				Sheet	36 of 69





PH1 under CPU bottom side :  
CPU thermal protection at 93  $\pm$  3 degree C  
Recovery at 56  $\pm$  3 degree C




Security Classification	LC Future Center Secret Data		
Issued Date	2012/07/01	Deciphered Date	2014/07/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			


Title		LCFC	
PWR-BATTERY CONN/OTP			
Size	Document Number	E440 NM-A151	
Custom		Rev 1.0	
Date:	Thursday, July 11, 2013	Sheet	37 of 69



Title			
PWR-CHARGER-BQ24737			
Size Custom	Document Number	<i>E440 NM-A151</i>	
Date:	Thursday, July 11, 2013	Sheet	58 of 69
		Rev	1.0



Security Classification		LC Future Center Secret Data	
Issued Date	2012/07/01	Deciphered Date	2014/07/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			
3		2	

Title		
PWR-3VALWP/5VALWP		
Size	Document Number	Rev
Custom	<i>E440 NM-A151</i>	1.0
Date:	Thursday, July 11, 2013	Sheet 59 of 69





<39,48,55,61> SUSP#

PR708  
0.0402\_5%  
2013-07-08

+5VALW

B+

DGPU\_PWROK <19,27,54,63>  
PR831 10K\_0402\_5%  
+3VS

+3VS

PR704  
100K\_0402\_5%

+1.05VS\_VCCPP

+5VALW

2013-07-08

PR716  
1M\_0402\_5%

PU702  
IN LX  
PG GND  
FB EN  
SY8032ABC\_SOT23-6


1.8VSP LX


PL702  
1UH\_PH041H-1R0MS\_3.8A\_20%

+1.8VSP

+1.8VSP


PJ704  
JUMP\_43X39

Security Classification		LC Future Center Secret Data		Title			
Issued Date		2012/07/01		Deciphered Date			
				2014/07/01		PWR+1.05VS_VCCPP/+1.8VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							
Size Custom		Document Number		E440 NM-A151		Rev 1.0	
Date:		Thursday, July 11, 2013		Sheet 62 of 69			



**PR834** 3K\_0402\_1% N14MGL  
**PR833** 39K\_0402\_1% N14MGL  
**PR832** 30K\_0402\_1% N14MGL  
**PR844** 30K\_0402\_1% N14MGL  
**PR846** 24K\_0402\_1% N14MGL  
 PRV11 = 71.5K ==> Fsw = 450KHz  
 VSSSENSE\_VGA  
 VCCSENSE\_VGA  
 N14P-GT 35W  
 Ipeak=50A  
 Imax=25A  
 Iocp=64.8A  
 Fsw=450KHz  
 bulk cap 330uF 9m \*4  
 N14P-GS 25W  
 Ipeak=36A  
 Imax=25A  
 Iocp=64.8A  
 Fsw=450KHz  
 bulk cap 330uF 9m \*3  
 2011\_1007  
 N13W-G1  
 VID: 0.110100  
 0.85V  
 +5VALW  
 +1.05V  
 +1.05V\_VGA  
 +1.05V\_VGA  
 @JUMP\_43X118  
 PR813, PQ803 and PR815 --> "Stuff"  
 DGPU\_PWROK#  
 SUSP  
 2013-04-18  
 2013-05-21  
 Confirm with HW

Place close to  
phase 1 inductor





Security Classification			
LC Future Center Secret Data			
Issued Date	2012/12/05	Deciphered Date	2014/12/05
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title		LCFC	
CPU_CORE		E440 NW-A151	
Size	Document Number	Rev	1.0
Date:	Thursday, July 11, 2013	Sheet	64 of 69








Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	<b>PWR-PROCESSOR DECOUPLING</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number	Rev
				<b>E440 NM-A151</b>	1.0
Date: Thursday, July 11, 2013				Sheet	66 of 69



POWER PIR (Product Improve Record)

AILE1 NM-A151 SCHEMATIC CHANGE LIST  
REVISION CHANGE: 0.1  
GERBER-OUT DATE: 2013/01/16

NO DATE PAGE MODIFICATION LIST PURPOSE



HW PIR (Product Improve Record)

AILE1 NM-A151 SCHEMATIC CHANGE LIST  
REVISION CHANGE: 0.1  
GERBER-OUT DATE: 2013/01/16

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
01)	03/14	10	R64	Change R64 BOM structure from "@" to "DS3@"
				For Deep S3 Function

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/12/05		Deciphered Date	
		2014/12/05		Title	
				PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
		Y490-LA8691P		1.0	
Date:		Thursday, July 11, 2013		Sheet 69 of 69	