




# UM8B DIS SYSTEM DIAGRAM









8/20 Wait Victor check





PDC (Power Cap quantities follow UM3)


## Check CLK P/N and footprint



SLG: SLG8SP590VTR Seligo QPN: AL8SP590000  
 SLG: SLG8SP585VTR Seligo QPN: AL8SP585000  
 RSC: RTM875N-632-VB-GRT Realtek QPN: AL000875002




## AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)




Quanta Computer Inc.

PROJECT : UM8B DIS

Name different with power




Please note that +VCC\_GFX\_CORE should be 1.05V in Auburndale






## AUBURNDALE/CLARKSFIELD PROCESSOR (GND)





The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.0kΩ +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.


## AUBURNDALE/CLARKSFIELD PROCESSOR( RESERVED, CFG)



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0 , 14 -> 1

INTVRMEN - Integrated SUS 1.1V VRM Enable  
High - Enable Internal VRs









# IBEX PEAK-M (PCI,USB,NVRAM)

# IBEX PEAK-M (DMI,FDI,GPIO)



**Reserve capacitor pads for improving WWAN.**

76

CLK 33M KBC

CLK 33M LPC

C398

C411

10P/50V/COG

5.6P/50V\_4\_NC/COG

**Al6 swap override Strap/Top-Block Swap Override jumper**

GNT3#

Low = Al6 swap override/Top-Block Swap Override enabled

High = Default

**Boot BIOS Strap**

GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

**U12**

MC74VHC1G08DFT2G\_NC

PLT\_RST-R#

R275

100K/F\_4

R276

0\_NC

R278

100K/F\_4\_NC

**DMi Termination Voltage**

NV\_CLE

Set to Vcc when LOW

Set to Vcc/2 when HIGH

**Danbury Technology Enabled**

NV\_ALE

High = Enable

Low = Disable

**Quanta Computer Inc.**

**PROJECT : UM8B DIS**

**PCH 3/5 (PCI,ONFI,USB,DMI)**



Size


Document Number

Date: Wednesday, February 10, 2010


Sheet 9 of 46

Rev 1A






SO-DIMM SPD Address is 0XA0  
SO-DIMM TS Address is 0X30



The EVENT# pin is reserved for use to flag critical module temperature. A resistor may be connected from EVENT# bus line to Vddspd on the system planner to act as a pullup. (DDR3 DS REV0.5)



## M2 VREF



Remove M2 VREF Function

Intel Design Guidel.5 had remove M2 VREF (I2C programble VREF)

M3 => support for Clarksfield processor


## Place these Caps near So-Dimm0.

Some Projects replace 10UF 0805 by 4.7UF 0603  
It can cost down 30%



**Quanta Computer Inc.**  
**PROJECT : UM8B DIS**

Size	Document Number	Rev
	<b>DDR3 DIMM-0</b>	1A
Date:	Wednesday, February 10, 2010	Sheet 12 of 46





Remove M2 VREF Function  
Intel Design Guide1.5 had remove M2 VREF (I2C programble VREF)

M3 => support for Clarksfield processor


Wait Victor check

---

for arrandal nc, for clesfied connect









Memory Straps		R342	R340	R341	R339
800 MHz 1GB(64M*16) Hynix_Orion die	H5TQ1G63BFR-12C	0	0	0	0
800 MHz 1GB(64M*16) Samsung_E die	K4W1G1646E-HC12	0	0	0	1
800 MHz 1Gb(128M*16) Hynix_Orion die	H5TQ2G63BFR-12C	0	0	1	0
800 MHz 1Gb(128M*16) Samsung_E die	K4W2G1646E-HC12	0	0	1	1
		0	1	0	0
		0	1	0	1

Note : Required Frequency = 800 MHz


+1.8V\_RUN GFX



+3.3V\_DELAY



+3.3V\_DELAY



## VRAM TYPE

## APERTURE SIZE

(GPIO\_19 CTF)  
Critical temperature fault (active high)  
CTF will output 3.3 V if the on-die  
temperature sensor exceeds a critical  
temperature so that the motherboard  
can protect the ASIC from damage by  
removing power.

MEMORY SIZE	CFG2	CFG1	CFG0
128MB	0	0	0
256MB	0	0	1
64MB	0	1	0

Park and Madison

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when PARK-M2


!!! NC when PARK-M2

!!! NC when PARK-M2






!!! NC when PARK-M2

!!! NC when PARK-M2

!!! NC when











## CHECK PN

## DDR3 64MX16, CH A : 512MB



Samsung: AKD5LGGT505  
 Hynix: AKD5LZGTW03



The diagrams illustrate the decoupling capacitor network for the UM8B DI. The top two diagrams show a 3-stage RC network for +1.5V\_RUN and +1.5V\_RUN. The bottom two diagrams show a 2-stage RC network for +1.5V\_RUN and +1.5V\_RUN. Each diagram includes component values and labels like C548, C541, C537, etc.

D

D

C







C




B

B



A


A













For EC 8Mbit (1M Byte)

2nd source:AKE3GZN0N00




RTC BATTERY



For PCH


32Mbit (4M Byte)

2nd source:AKE39ZP0N00




## eSATA and USB To DB

External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently





Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.



Place ESD diodes as close as USB connector.




## USB and eSATA Conn.




## Support Dell BT365 (Little Stone) module Bluetooth BTB Conn




## SATA Connector.




+3.3V\_RUN Place caps close to connector.




+5V\_RUN Place caps close to connector.




## ODD Connector



+5V\_RUN Place caps close to connector.



## Touch Pad




## KEYBOARD CONNECTOR

Top side

25 KSO[0..16]


25 KSI[0..7]




100P CAPS CLOSE TO JKB1



## Power



## HDD activity LED.




## Battery

### ORANGE (1:3)

$I_f = 5\text{mA}$   
 $V_f = 2.4\text{V}$


### WHITE (2:4)

$I_f = 5\text{mA}$   
 $V_f = 3.2\text{V}$



UM3\_DIS\_20090824\_1000\_SSI\_STEPHEN.DSN

## 3VALW ON POWER LOGIC




Quanta Computer Inc.

PROJECT : UM8B DIS


Size	Document Number	Rev
	SWITCH, LED	1A
Date:	Wednesday, February 10, 2010	Sheet 29 of 46

## FAN CONTROL



## OTP 85 degree C





+3.3V\_RUN R17 2 10K THERM\_ALERT#



SYS_SHD#	4.7K	6.8K	10K	15K	22K	33K
ALERT#	77'C	83'C	89'C	95'C	101'C	107'C
4.7K	77'C	83'C	89'C	95'C	101'C	107'C
6.8K	78'C	84'C	90'C	96'C	102'C	108'C
10K	79'C	85'C	91'C	97'C	103'C	109'C
15K	80'C	86'C	92'C	98'C	104'C	110'C
22K	81'C	87'C	93'C	99'C	105'C	111'C
33K	82'C	88'C	94'C	100'C	106'C	112'C



Check PWRGD Voltage








**+5V\_SUS**  
Fs=200K  
TDC : 7.8A  
OCP : 11.1A

**+3.3V\_ALW**  
Control IC: RT8206B  
H/S MOSFET: FDMC8884 (Fairchild), Qg=6.1nC, Rds(on)=26mohm, PD:3.1W  
L/S MOSFET: FDMC8296 (Fairchild), Qg=12nC, Rds(on)=22mohm, PD:3.1W  
Inductor: 3 3.3UH, 30%8A (TPRH10D45F-3R8Y-F02) (TTA), DCR=21mohm  
Output Cap: 1\*330U, 6.3V (20%ESR17, 7343)

**+3.3V\_ALW**  
Fs=250K  
TDC : 6.38(UMA) ; 7.6A(DIS)  
OCP : 9.11(UMA) ; 10.9A(DIS)


**+3.3V\_ALW**  
Control IC: RT8206B  
H/S MOSFET: FDMC8884 (Fairchild), Qg=6.1nC, Rds(on)=26mohm, PD:3.1W  
L/S MOSFET: FDMC8296 (Fairchild), Qg=12nC, Rds(on)=22mohm, PD:3.1W  
Inductor: 3 3.3UH, 30%8A (TPRH10D45F-3R8Y-F02) (TTA), DCR=21mohm  
Output Cap: 1\*330U, 6.3V (20%ESR17, 7343)

Ton	GND	VREF2 or Float	5V
Channel1 Fs	400 kHz	300 kHz	200 kHz
Channel2 Fs	500 kHz	375 kHz	250 kHz




**Quanta Computer Inc.**  
**PROJECT : UM8B DIS**

Size	Document Number	Rev
	<b>3V/5V</b>	1A
Date:	Wednesday, February 10, 2010	Sheet 34 of 44



**+0.75V\_DDR\_VTT**  
TDC : 0.7A



FB	VDDQSNS	VTT&VTTREF
VDDP	+1.8V	VDDQ/2
GND	+1.5V	VDDQ/2


$$V_{OUT} = (1 + R1/R2) * 0.75$$

+1.5V\_SUS  
Control IC: RT8207A  
H/S MOSFET: FDMC7672 (Fairchild), Qg=11nC, Rds(on)=14mohm, PD:2.5W  
L/S MOSFET: FDMC7672 (Fairchild), Qg=24nC, Rds(on)=5mohm, PD:2.5W  
Inductor: 1.0UH 20% 28A (EPI1004H-1R0M-K01) (TTA), DCR=2.8mohm  
Output Cap: 1\*330U, 2.5V (20%, 105C, 3528), ESR=9mohm









For M96-LP:



GFX_CORE_CNTRL0	GFX_CORE_CNTRL1	+VCC_GFX_CORE
LOW	LOW	0.9V
HIGH	LOW	0.95V
LOW	HIGH	1.0V
HIGH	HIGH	1.05V(N/A)

For Park-XT:

GFX_CORE_CNTRL0	GFX_CORE_CNTRL1	+VCC_GFX_CORE
LOW	LOW	0.9V
HIGH	LOW	0.95V
LOW	HIGH	1.07V(N/A)
HIGH	HIGH	1.12V


Change List:


For Park-XT:	For M96-LP:
PR151:52.3K	PR151:90.9K
PN:CS35232FB10	PN:CS39092FB11
PR79:196K	PR79:133K
PN:CS41962FB01	PN:CS41332FB06






















# UM8B\_ X00 Power On Timing(BATTERY MODE BY SOFTWARE SETUP, W/O ADAPTOR)



# Power Design Block Diagram





# UM8B\_ X00 Power On Timing(BATTERY MODE BY SOFTWARE SETUP, W/O ADAPTOR)

