


8		7		6		5		4		3		2		1																																					
<div>X362 MLB SCHEMATIC</div> <div>LAST_MODIFICATION=</div> <div>1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.</div> <div>2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.</div> <div>3. ALL CRYSTALS &amp; OSCILLATOR VALUES ARE IN HERTZ.</div>												REV	ECN	DESCRIPTION OF REVISION	CK APPD / DATE																																				
												9	0006939272	ENGINEERING RELEASED	2016-08-30																																				
D	PAGE	CSA	CONTENTS	SYNC	DATE	PAGE	CSA	CONTENTS	SYNC	DATE	<div>D</div>																																								
	1	1	Table of Contents			61	63	AUDIO JACK CODEC	J79_JCURCIO	05/13/2016																																									
	2	2	BOM Configuration	SHART_J44	11/27/2012	62	64	Left Speaker Amps & Conn	J79_JCURCIO	11/18/2015																																									
	3	3	BOM Configuration	J79_JACK	04/07/2016	63	65	Right Speaker Amps & Conn	J79_JCURCIO	12/03/2015																																									
	4	4	PD Parts	LDUNN_J44	01/13/2013	64	66	AUDIO JACK CONNECTOR	J79_JCURCIO	12/18/2015																																									
	5	5	CPU GFX	J130_DEV_MLB_U	04/29/2015	65	69	DC-In & Battery Connectors	J79_JSHAO	12/03/2015																																									
	6	6	CPU MISC/JTAG/CFG/RSVD	J130_DEV_MLB_U	04/28/2015	66	70	PBUS Supply & Battery Charger	J79_JSHAO	12/03/2015																																									
	7	7	CPU LPDDR3 Interface	J52_MLB	05/12/2015	67	71	CORE & SA IMVP IC	J79_JSHAO	03/02/2016																																									
	8	8	CPU & PCH Power	J79_JSHAO	03/14/2016	68	72	CORE & SA IMVP POWER BLOCK	J79_JSHAO	12/03/2015																																									
	9	9	CPU & PCH Grounds	J79_ALFRED	05/12/2015	69	73	Empty	J79_SILUCHEN	04/02/2015																																									
	10	10	CPU Core Decoupling	J79_JSHAO	08/28/2015	70	74	GT & GTX IMVP POWER BLOCK	J79_JSHAO	09/25/2015																																									
	11	11	CPU GT Decoupling	J79_JSHAO	08/28/2015	71	75	Empty	J79_SILUCHEN	03/27/2015																																									
C	12	12	PCH Decoupling	J79_JSHAO	03/14/2016	72	76	Power - 5V 3.3V Supply	J79_JSHAO	03/23/2016	<div>C</div>																																								
	13	13	PCH Audio/LPC/SPI/SMBus	J130_MLB	02/22/2016	73	77	Power - EOPIO EDRAM Supply	J79_JSHAO	04/12/2016																																									
	14	14	PCH Power Management	J130_MLB	05/04/2016	74	78	PMIC-1 & Power Control	J79_JSHAO	09/09/2015																																									
	15	15	PCH PCIE/USB/CLKS	J130_MLB	06/23/2015	75	79	PMIC-1 1.2V 0.6V VCCIO	J79_JSHAO	12/03/2015																																									
	16	16	PCH SPI/UART/GPIO	J130_MLB	12/08/2015	76	80	PMIC-1 1V 1.8V VCCPCH	J79_JSHAO	12/03/2015																																									
	17	18	CPU/PCH Merged XDP	J130_MLB	12/08/2015	77	81	PMIC-1 Aliases & TPs	J79_SILUCHEN	07/17/2015																																									
	18	19	Chipset Support 1	J79_GREG	09/09/2015	78	82	Power FETs	J79_JSHAO	03/14/2016																																									
	19	20	Chipset Support 2	J79_GREG	07/05/2016	79	84	LCD Backlight Driver	J79_RUENJOU	09/09/2015																																									
	20	22	LPDDR3 VREF Margining	J52_MLB	05/12/2015	80	85	eDP Display Connector	J79_RUENJOU	09/12/2015																																									
	21	23	LPDDR3 DRAM Channel A (00-31)	J52_MLB	05/12/2015	81	86	S3X CORE PCIE	J79_RUENJOU	08/20/2015																																									
	22	24	LPDDR3 DRAM Channel A (32-63)	J52_MLB	05/12/2015	82	87	S3X POWER	J79_RIO	06/18/2015																																									
	23	25	LPDDR3 DRAM Channel B (00-31)	J52_MLB	05/12/2015	83	88	S3X GND	J79_RIO	06/18/2015																																									
B	24	26	LPDDR3 DRAM Channel B (32-63)	J52_MLB	05/12/2015	84	89	Connector	J79_RUENJOU	09/09/2015	<div>B</div>																																								
	25	27	LPDDR3 DRAM Termination	J52_MLB	05/12/2015	85	90	NAND VR, I2C ROM, TEMP SENSORS	J79_RUENJOU	09/12/2015																																									
	26	28	USB-C HIGH SPEED 1	J79_GREG	07/27/2015	86	91	ANI[3:0]	J79_RUENJOU	09/25/2015																																									
	27	29	USB-C HIGH SPEED 2	J79_GREG	09/09/2015	87	92	ANI[7:4]	J79_RUENJOU	09/25/2015																																									
	28	30	USB-C Support	J79_GREG	08/08/2016	88	93	PICCOLO PMIC	J79_RUENJOU	09/24/2015																																									
	29	31	USB-C PORT CONTROLLER A	J79_GREG	08/08/2016	89	94	SSD NAND VR	J79_JSHAO	12/18/2015																																									
	30	32	USB-C PORT CONTROLLER B	J79_GREG	02/28/2016	90	95	Empty	J14	10/23/2012																																									
	31	33	USB-C CONNECTOR A	J79_GREG	07/05/2016	91	96	LIFEBOAT	J79_RUENJOU	09/09/2015																																									
	32	34	USB-C CONNECTOR B	J79_GREG	03/24/2016	92	110	USB-C HIGH SPEED 1	J79_GREG	07/28/2015																																									
	33	35	TBT 5V REGULATOR	J79_JSHAO	12/18/2015	93	111	USB-C HIGH SPEED 2	J79_GREG	08/28/2015																																									
	34	36	Display Mux	J79_GREG	02/28/2016	94	112	USB-C Support	J79_GREG	07/05/2016																																									
	35	37	WIFI/BT: MODULE 1	J79_METE	05/17/2016	95	113	USB-C PORT CONTROLLER A	J79_GREG	02/28/2016																																									
A	36	38	WIFI/BT: MODULE 2	J79_METE	03/02/2016	96	114	USB-C PORT CONTROLLER B	J79_GREG	02/28/2016	<div>A</div>																																								
	37	39	Camera/DFR 1	J80_MLB_BAFFIN	07/22/2016	97	115	USB-C CONNECTOR A	J79_GREG	07/05/2016																																									
	38	40	Camera/DFR 2	J79_ANDREW	03/22/2016	98	116	USB-C CONNECTOR B	J79_GREG	03/24/2016																																									
	39	41	Camera/DFR 3	J79_ANDREW	04/25/2016	99	117	TBT 5V REGULATOR	J79_JSHAO	12/18/2015																																									
	40	42	Berkelium - 1	J79_ANDREW	03/14/2016	100	120	Power Aliases - 1	J79_ALFRED	06/17/2015																																									
	41	43	Berkelium - 2	J79_ANDREW	02/01/2016	101	121	Power Aliases - 2	J79_ALFRED	06/18/2015																																									
	42	44	T208 Support	J79_ANDREW	07/01/2016	102	122	Signal Aliases	SHART_J44	11/19/2012																																									
	43	45	Connectors&ESD	J79_GAREN	11/21/2015	103	123	LPDDR3 Bit & Byte Swizzle	AHARTMAN_J52	10/29/2013																																									
	44	46	Empty	J79_DAYU	05/26/2015	104	124	ICT FCT 1	YHARTANTO_J44	12/18/2012																																									
	45	47	Empty	J79_DAYU	05/26/2015	105	125	ICT FCT 2	YHARTANTO_J44	12/18/2012																																									
	46	48	Empty	J79_DAYU	05/12/2015	106	127	Desense Capacitors	YHARTANTO_J44	01/09/2013																																									
	47	49	MESA	J79_ANDREW	01/06/2016	107	129	Empty	J79_RIO	06/18/2015																																									
48	50	SMC	J79_JACK	04/11/2016	108	130	PCB Rule Definitions	YHARTANTO_J44	12/14/2012																																										
49	51	SMC Shared Support	J79_JACK	04/14/2016	109	131	CPU Constraints	YHARTANTO_J44	01/13/2013																																										
50	52	SMC Project Support	J79_JACK	04/11/2016	110	132	PCH Constraints	YHARTANTO_J44	01/08/2013																																										
51	53	SMBus Connections	J79_JACK	03/31/2016	111	133	Memory Constraints	YHARTANTO_J44	01/02/2013																																										
52	54	Power Sensors: High Side	J79_JACK	12/07/2015	112	134	TBT DP HDMI Constraints	J79_JACK	05/19/2015																																										
53	55	Power Sensors: Load Side	J79_JACK	04/03/2016	113	135	PCIE Constraints	J79_JACK	05/19/2015																																										
54	56	Power Sensors: Extended	J79_JACK	01/08/2016	114	136	USB Constraints	J79_JACK	05/21/2015																																										
55	57	Power Sensors: Extended 2	J79_JACK	05/10/2016	115	137	SMC Constraints	YHARTANTO_J44	01/02/2013																																										
56	58	Thermal Sensors	J79_JACK	09/24/2015	116	138	Camera Constraints	YHARTANTO_J44	01/09/2013																																										
57	59	Power Sensors:Extended 3	J79_JACK	04/14/2016	117	139	Sensors & Audio Constraints	YHARTANTO_J44	01/04/2013																																										
58	60	Fans	J79_JACK	08/21/2015	118	140	References	J79_RUENJOU_CONSTRAINTS	05/20/2015																																										
59	61	SPI Debug Connector	J52_MLB	05/12/2015	119	145	Alternates BOM Table	J80_MLB	12/12/2015																																										
60	62	HDA Bridge	J79_JCURCIO	03/24/2016																																															
Schematic / PCB #'s												<div>?</div>																																							
<table><tr><td>PART NUMBER</td><td>QTY</td><td>DESCRIPTION</td><td>REFERENCE DES</td><td>CRITICAL</td><td>BOM OPTION</td></tr><tr><td>051-00515</td><td>1</td><td>SCHEM,MLB,X362</td><td>SCH</td><td>CRITICAL</td><td></td></tr><tr><td>820-00239</td><td>1</td><td>PCBF,MLB,X362</td><td>PCB</td><td>CRITICAL</td><td></td></tr></table>												PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	051-00515	1	SCHEM,MLB,X362	SCH	CRITICAL		820-00239	1	PCBF,MLB,X362	PCB	CRITICAL		<table><tr><td colspan="2">DRAWING TITLE</td><td colspan="2">SCHEM,MLB,X362</td></tr><tr><td colspan="2" rowspan="2"></td><td>DRAWING NUMBER</td><td>051-00515</td></tr><tr><td>REVISION</td><td>9.0.0</td></tr><tr><td colspan="2" rowspan="3">NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</td><td>BRANCH</td><td>dvt-fab09-0</td></tr><tr><td>PAGE</td><td>1 OF 145</td></tr><tr><td>SHEET</td><td>1 OF 119</td></tr></table>				DRAWING TITLE		SCHEM,MLB,X362				DRAWING NUMBER	051-00515	REVISION	9.0.0	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab09-0	PAGE	1 OF 145	SHEET	1 OF 119
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																														
051-00515	1	SCHEM,MLB,X362	SCH	CRITICAL																																															
820-00239	1	PCBF,MLB,X362	PCB	CRITICAL																																															
DRAWING TITLE		SCHEM,MLB,X362																																																	
		DRAWING NUMBER	051-00515																																																
		REVISION	9.0.0																																																
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab09-0																																																
		PAGE	1 OF 145																																																
		SHEET	1 OF 119																																																
8		7		6		5		4		3		2		1																																					



8		7		6		5 <a href="https://shop61976717.taobao.com QQ 53013942">https://shop61976717.taobao.com QQ 53013942</a>		3		2		1			
D	BOM Groups														
	BOM GROUP		BOM OPTIONS												
	X362_COMMON		ALTERNATE,COMMON,X362_COMMON1,X362_COMMON2,X362_COMMON3,X362_PROGPARTS												
	X362_COMMON1		SE:PROD,BOARD_ID:8,T208_PROG:REV5,TBTTHRM_SNS,S3XCLK:INT												
	X362_COMMON2		EDP_ENABLE,XDP:YES,PCH_CLK:GRMCLK,TWT_DBG,SAMCONN,SKIP_S3V3:AUDIBLE,SOC_BOOT:SPI												
	X362_COMMON3		CPUTHRM:ALRT,TBTTHRM:ALRT,LOADRC:NO,CUMULUS_IPD,S3_STATE:YES,VCCPLLLOC:S3												
	X362_PROGPARTS		BOOTROM_PROG,SMC_PROG,AR_LT_PROG,AR_RT_PROG,WIFI_PROG,BTROM_PROG												
	X362_DEVEL:ENG		ALTERNATE,DBGLED,USBC_DBG,XDP_CONN:YES,WIFI_DBG,S3X_DBG,DEBUG_BUTTON,LOADISNS												
	X362_DEVEL:DVT		ALTERNATE,USBC_DBG,XDP_CONN:YES,WIFI_DBG												
	X362_DEVEL:PVT		ALTERNATE												
	Module Parts														
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION									
	337S00266	1	CPU,SKLU,SR2JK,PRQ,2.9,28W,1.05,B1356	U0500	CRITICAL	CPU_SKL23:2.9G									
	337S00267	1	CPU,SKLU,SR2JZ,PRQ,3.1,28W,1.1,B1356	U0500	CRITICAL	CPU_SKL23:3.1G									
337S00268	1	CPU,SKLU,SR2JH,PRQ,3.3,28W,1.1,B1356	U0500	CRITICAL	CPU_SKL23:3.3G										
998-04195	1	INTERPOSER,VTT ADAPTER,SKL-U,BGA1356	U0500	CRITICAL	CPU_SOCKET										
338S00254	2	IC,TBT,ALPINE RIDGE,QSTY,PRQ,CL,CSP337	U2800,UB000	CRITICAL											
353S00961	4	IC,CD3215,ACE,C00,USB PWR SW,BLAW,BGA96	U3100,U3200,UB300,UB400	CRITICAL											
338S00276	1	IC,CNTLR,S3X,B1,PCBGA900	U8600	CRITICAL											
333S00055	1	IC,LPDDR3-1600,4GBIT,25NM,A,276B	POP8600	CRITICAL	POP_4GBIT										
333S00056	1	IC,LPDDR3-1600,8GBIT,25NM,A,276B	POP8600	CRITICAL	POP_8GBIT										
343S00147	1	IC,SLG4AP41172,PAK3,STQFN20	U3620	CRITICAL											
338S00221	1	IC,PMU,SM650839,7X7MM,BGA168	U7800	CRITICAL											
353S01016	1	IC,1SL9239H12,PMU,TUBA,WCSF40,2.1X3.3MM	U7000	CRITICAL											
338S00227	1	IC,PMU,PICCOLO,D2231A0,OTP-AK,WLCSP96	U9300	CRITICAL											
Programmables (All Builds)															
EFI ROM															
341S00698	1	IC,EFI ROM (V0193) DVT,X362	U6100	CRITICAL	BOOTROM_PROG										
SMC ROM															
341S00700	1	IC,SMC-B1,EXT (V2.37P6) PVT,X362	U5000	CRITICAL	SMC_PROG										
TBT ROMs															
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION										
341S00717	1	T29,AR1 (VTBD) PVT,X362	U2890	CRITICAL	AR_LT_PROG										
341S00718	1	T29,AR2 (VTBD) PVT,X362	UB090	CRITICAL	AR_RT_PROG										
WIFI/BT ROM															
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION										
341S00715	1	IC,BT ROM (V32) PVT,X362/X363	U3750	CRITICAL	BTROM_PROG										
341S00716	1	WIFI ROM (P108) PVT,WW1,X362/X363	U3710	CRITICAL	WIFI_PROG										
Variable BOM Groups Development/Base BOMs															
PART NUMBER		QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION									
685-00055		1	COMMON PARTS,MLB,X362	BASE	CRITICAL	BASE_BOM									
985-00070		1	DEV,MLB,X362	DEVEL	CRITICAL	DEVEL_BOM									
Main DRAM Parts															
PART NUMBER		QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION									
333S00069		4	IC,SDRAM,LPDDR3-2133,16GBIT,20NM,BGA178	U2300,U2400,U2500,U2600	CRITICAL	8G_MICRON_2133									
333S00070		4	IC,SDRAM,LPDDR3-2133,32GBIT,20NM,BGA178	U2300,U2400,U2500,U2600	CRITICAL	16G_MICRON_2133									
333S00068		4	IC,SDRAM,LPDDR3-2133,16GBIT,20NM,BGA178	U2300,U2400,U2500,U2600	CRITICAL	8G_SAMSUNG_2133									
333S00050		4	IC,SDRAM,LPDDR3-2133,32GBIT,20NM,BGA178	U2300,U2400,U2500,U2600	CRITICAL	16G_SAMSUNG_2133									
Main DRAM SPD Straps															
BOM GROUP			BOM OPTIONS												
RAM_8G_MICRON_2133			8G_MICRON_2133,RAMCFG4_L,RAMCFG3_L,RAMCFG2_L,RAMCFG1_L												
RAM_16G_MICRON_2133			16G_MICRON_2133,RAMCFG4_L,RAMCFG3_L,RAMCFG1_L												
RAM_8G_SAMSUNG_2133			8G_SAMSUNG_2133,RAMCFG4_L,RAMCFG3_L,RAMCFG2_L,RAMCFG0_L												
RAM_16G_SAMSUNG_2133			16G_SAMSUNG_2133,RAMCFG4_L,RAMCFG3_L,RAMCFG0_L												
NAND Parts															
PART NUMBER		QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION									
335S00124		4	NAND,12NM,64GB,T0Q9,HPW,128G,LGA60	U9100,U9120,U9200,U9220	CRITICAL	NAND_SDISK_256GB									
335S00125		4	NAND,12NM,128GB,T0Q9,HPW,128G,LGA60	U9100,U9120,U9200,U9220	CRITICAL	NAND_SDISK_512GB									
335S00126		4	NAND,12NM,256GB,T0Q9,HPW,128G,LGA60	U9100,U9120,U9200,U9220	CRITICAL	NAND_SDISK_1TB									
335S00261		4	NAND,TGDDR2,128GX4,15NM,HP,USHD,T2,LGA60	U9100,U9120,U9200,U9220	CRITICAL	NAND_TSHBA_256GB									
335S00262		4	NAND,TGDDR2,128GX8,15NM,HP,USHD,T2,LGA60	U9100,U9120,U9200,U9220	CRITICAL	NAND_TSHBA_512GB									
335S00263		4	NAND,TGDDR2,128GX16,15NM,HP,UHD,T2,LGA60	U9100,U9120,U9200,U9220	CRITICAL	NAND_TSHBA_1TB									
NAND Straps															
BOM GROUP			BOM OPTIONS												
SAND_256G			ALTERNATE,NAND_SDISK_256GB,POP_4GBIT,CAPACITY1,CAPACITY0												
SAND_512G			ALTERNATE,NAND_SDISK_512GB,POP_4GBIT,CAPACITY2												
SAND_1T			ALTERNATE,NAND_SDISK_1TB,POP_8GBIT,CAPACITY2,CAPACITY0												
TOSH_256G			ALTERNATE,NAND_TSHBA_256GB,POP_4GBIT,CAPACITY1,CAPACITY0												
TOSH_512G			ALTERNATE,NAND_TSHBA_512GB,POP_4GBIT,CAPACITY2												
TOSH_1T			ALTERNATE,NAND_TSHBA_1TB,POP_8GBIT,CAPACITY2,CAPACITY0												
Strategic Silicon															
PART#		STRATEGIC VALUE	COMMENT												
337S00266		08	CPU												
337S00267		08	CPU												
337S00268		08	CPU												
333S00050		07	MEMORY												
333S00068		07	MEMORY												
333S00069		07	MEMORY												
333S00070		07	MEMORY												
335S00124		02	NAND												
335S00125		02	NAND												
335S00126		02	NAND												
335S00261		02	NAND												
335S00262		02	NAND												
335S00263		02	NAND												
333S00025		02	S3X DRAM												
333S00026		02	S3X DRAM												
333S00055		02	S3X DRAM												
333S00056		02	S3X DRAM												
333S00107		02	S3X DRAM												
333S00108		02	S3X DRAM												
998-06736		02	S3X CONTROLLER												
PART#		STRATEGIC VALUE	COMMENT												
338S00227		02	PICCOLO												
343S00135		10	T208												
343S00136		10	T208												
343S00137		10	T208												
343S00138		10	T208												
338S00193		09	BERKELIUM												
353S3978		02	MOJAVE												
338S00147		02	SECURE ELEMENT												
338S00254		08	ALPINE RIDGE												
353S00961		09	ACE												
338S00142		09	CLIFDEN												
353S00685		07	AUDIO AMP												
353S4316		08	BAYSIDE												
338S00221		08	BANJO												
353S01016		09	TUBA												
339S00056		05	ICEBOCK												
343S00147		08	PAK												
359S00006		08	GREEN CLOCK												
353S00795		09	DEBUG MUX												
BOM Configuration															
SYNC_MASTER=SHART_344 SYNC_DATE=11/27/2012															
PAGE TITLE															
BOM Configuration															
 Apple Inc.						DRAWING NUMBER		STEP							
						REVISION		D							
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I1 NOT TO REPRODUCE OR COPY IT I11 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I1V ALL RIGHTS RESERVED						BRANCH		dvt-fab09-0							
						PAGE		2 OF 145							
						SHEET		2 OF 119							
8		7		6		5		4		3		2		1	

CPU DRAM CFG Chart

DIE REV	CFG 4
A	0
B	1

SPEED	CFG 3
2133	0
1866	1

CAPACITY	CFG 2
8GB	0
16GB	1


VENDOR	CFG 1	CFG 0
HYNIX	0	0
MICRON	0	1
SAMSUNG	1	0
N/A	1	1







8		7		6		5 <a href="https://shop61976717.taobao.com QQ 53013942">https://shop61976717.taobao.com QQ 53013942</a>		4		3		2		1	
BOARD MECHANICALS															
Shield Cans - BOTTOM SIDE				Shield Cans - TOP SIDE				POGO PINS				Cowling Bosses - BOTTOM SIDE			
ALPINE RIDGE - LIO (U2800) - 806-06077				T208 (U3900) - 806-06264				LIO and RIO -2X (870-5071)				DFR TOUCH CONN (J4402) - 860-00414			
LPDDR3 (U2300 ~ U2600) - 806-06167				DIPLEXERS - 806-06266				AROUND THE FAN AND CENTER - 8X (870-01518)				USB-C CONN - LIO (J3300) - 860-00392			
NAND - BOTTOM SOUTH (U9120) - 806-05945				NAND - TOP SOUTH (U9100) - 806-06262								DFR DISPLAY CONN (J4401) - 860-00412			
S3X (U8600) - 806-06023				NAND - TOP NORTH (9220) - 806-06258								IPD CONN (J4501) - 860-00412			
NAND - BOTTOM NORTH (U9200) - 806-06265												KBD CONN (J4500) - 860-00412			
ALPINE RIDGE - RIO (UB000) - 806-06077												USB-C CONN - RIO (JB500) - 860-00392			
Shield CAN Alignment Slots 14X - 998-04440 (1.2mm X 0.4mm)															
Thermal Stage Mounting Holes															
Plated Through Hole - 3.15mm - APN 998-0845															
Plated Through Hole - 3.6mm - APN 998-03850															
TOP Rubber Mount Standoffs - 12X - (860-00430)				Bottom Rubber Mount Standoffs - 1X - (860-00476)											
Cowling Bosses - TOP SIDE															
eDP CONN (J8500) - 860-00415															
PD Parts															
Apple Inc.															
051-00515															
9.0.0															
dvt-fab09-0															
4 OF 145															
4 OF 119															
BOM_COST_GROUP=MECHANICALS															
8		7		6		5		4		3		2		1	

SYNC_MASTER=LDNNN_J44		SYNC_DATE=01/13/2013	
PAGE TITLE			
PD Parts			
 Apple Inc.	DRAWING NUMBER	051-00515	SIZE D
	REVISION	9.0.0	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab09-0
		PAGE	4 OF 145
		SHEET	4 OF 119





BOM\_COST\_GROUP=CPU & CHIPSET




A






















BOM\_COST\_GROUP=CPU & CHIPSET

SYNC_MASTER=J79_USHAO		SYNC_DATE=08/28/2015	
PAGE TITLE			
CPU Core Decoupling			
	Apple Inc.	DRAWING NUMBER	STR
		051-00515	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		9.0.0	
		BRANCH	
		dvt-fab09-0	
		PAGE	
		10 OF 145	
		SHEET	
		10 OF 119	






Diagram illustrating the CPU GT Decoupling circuit, showing a series of capacitors (C1180 through C1187) connected to a common ground, with a separate section for C1190 and C1191.



The capacitors are labeled as follows:

- C1180: 20UF, 2.5V, X6S-CERM 0402-1
- C1181: 20UF, 2.5V, X6S-CERM 0402-1
- C1182: 20UF, 2.5V, X6S-CERM 0402-1
- C1183: 20UF, 2.5V, X6S-CERM 0402-1
- C1184: 20UF, 2.5V, X6S-CERM 0402-1
- C1185: 20UF, 2.5V, X6S-CERM 0402-1
- C1186: 20UF, 2.5V, X6S-CERM 0402-1
- C1187: 20UF, 2.5V, X6S-CERM 0402-1
- C1190: 220UF, 2V, ELDC SM-COMBO
- C1191: 220UF, 2V, ELDC SM-COMBO


The diagram also includes a section for the BOM\_COST\_GROUP=CPU & CHIPSET, with a table listing the components and their costs.

COMPONENT	QTY	UNIT PRICE	TOTAL PRICE
C1180	1	0.00	0.00
C1181	1	0.00	0.00
C1182	1	0.00	0.00
C1183	1	0.00	0.00
C1184	1	0.00	0.00
C1185	1	0.00	0.00
C1186	1	0.00	0.00
C1187	1	0.00	0.00
C1190	1	0.00	0.00
C1191	1	0.00	0.00








PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0022	4	RES,MF,1A MAX,00HM,5%,0603	L1250,L1252,L1253,L1254		


PAGE TITLE		
PCH Decoupling		
 Apple Inc.	DRAWING NUMBER	SIZE
	051-00515	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	
	9.0.0	
	BRANCH	
	dvt-fab09-0	
	PAGE	
	12 OF 145	
	SHEET	
	12 OF 119	






MEMORY CONFIGURATION STRAPS.

PCH INTERNAL PULL-UPS ARE TO 3.3V.






BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG4_L, RAMCFG3_L, RAMCFG2_L, RAMCFG1_L, RAMCFG0_L

BOM\_COST\_GROUP=CPU &amp; CHIPSET

DESIGN: X502/MLB		
LAST CHANGE: Tue Feb 2 13:18:21 2016		
PAGE TITLE		
PCH Audio/LPC/SPI/SMBus		
 Apple Inc.	DRAWING NUMBER	SIZE
	051-00515	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	
	9.0.0	
	BRANCH	
	dvt-fab09-0	
	PAGE	
	13 OF 145	
	SHEET	
	13 OF 119	



PCH Reset Button



DESIGN: X502/MLB		
LAST CHANGE: Tue May 3 17:45:28 2016		
PAGE TITLE		
PCH Power Management		
	DRAWING NUMBER	051-00515
	REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED	BRANCH	dvt-fab09-0
	PAGE	14 OF 145
	SHEET	14 OF 119








ALL GPP\_F\* PINS ARE 1.8V ONLY!

		U0500 SKL-ULT-2+3E		U0500 SKL-ULT-2+3E			
		U0500 SKL-ULT-2+3E		U0500 SKL-ULT-2+3E			
		LPSS		ISH			
		SYM 6 OF 20					
19 16	PU AUD SPI CS L	AN8	GPP_B15/GSPi0_CS*	GPP_D5/ISH_I2C0_SDA	M4	MLB BOARD ID0	16
19 16	PD AUD SPI CLK	AP7	GPP_B16/GSPi0_CLK	GPP_D6/ISH_I2C0_SCL	N3	MLB BOARD ID1	16
19 16	PU AUD SPI MISO	AP8	GPP_B17/GSPi0_MISO	GPP_D7/ISH_I2C1_SDA	N1	MLB BOARD ID2	16
19 16	PD AUD SPI MOSI	AR7	GPP_B18/GSPi0_MOSI (STRAP)	GPP_D8/ISH_I2C1_SCL	N2	MLB BOARD ID3	16
43 16	TPAD SPI CS L	AM5	GPP_B19/GSPi1_CS*	GPP_D1/SPi1_CLK	M2	NC PCH GPP D1	102
43 16	TPAD SPI CLK	AN7	GPP_B20/GSPi1_CLK	GPP_D2/SPi1_MISO	M3	NC SPKR ID1	19
43 16	TPAD SPI MISO	AP5	GPP_B21/GSPi1_MISO		J4	NC PCH GPP D3	102
43 16	TPAD SPI MOSI	AN5	GPP_B22/GSPi1_MOSI (STRAP)	GPP_D3/SPi1_MOSI	B7	NC PCH GPP D4	102
35 16	PCH BT UART D2R	AB1	GPP_C8/UART0_RXD	GPP_D4/FLASHTRIG	AH9	NC I2C UPC SDA	19
35 16	PCH BT UART R2D	AB2	GPP_C9/UART0_TXD (1.8V)	GPP_F4/I2C2_SDA	AH10	NC I2C UPC_SCL	19
35 16	PCH BT UART RTS L	W4	GPP_C10/UART0_RTS*	GPP_F5/I2C2_SCL			
35 16	PCH BT UART CTS L	AB3	GPP_C11/UART0_CTS*	GPP_G6/SD_CLK	W8	AP RESET L	19 35 36
18 16	AP S0IX WAKE SEL	U7	GPP_C16/I2C0_SDA	GPP_D9		MLB BOARD ID4	16
18 16	AP S0IX WAKE L	U6	GPP_C17/I2C0_SCL	GPP_D10	F3	NC MLB DEV L	
28 16	TBT X CIO PLUG EVENT L	U8	GPP_C18/I2C1_SDA	GPP_D7/SD_WP	W7	PD AP DEV WAKE	19 19
94 36	TBT T CIO PLUG EVENT L	U9	GPP_C19/I2C1_SCL	GPP_G2/SD_DATA1	AB12	TBT T CIO PWR EN	94
19 16	PCH SSD SOC UART D2R	AC1	GPP_C12/UART1_RXD/ISH_UART1_RXD	GPP_G3/SD_DATA2	W12	TBT T USB PWR EN	94
19 16	PCH SSD SOC UART R2D	AC2	GPP_C13/UART1_TXD/ISH_UART1_TXD	GPP_G4/SD_DATA3	W11	TBT X PCI RESET L	19
19 16	PU SOC UART RTS L	AC3	GPP_C14/UART1_RTS*/ISH_UART1_RTS*	GPP_G5/SD_CD*	W10	TBT T PCI RESET L	19
19 16	PD SOC UART CTS L	AB4	GPP_C15/UART1_CTS*/ISH_UART1_CTS*				
104 91 19	SSD RESET L	N11	GPP_E22	GPP_A18/ISH_GP0	AY8	SPiROM USE MLB	16 59
94 28 16	TBT CPO RESET	N12	GPP_E23	GPP_A19/ISH_GP1	BA8	LCD IRO L	16 80 104
19	BT I2S CLK IVR	AK6	GPP_F0/I2S2_SCLK	GPP_A20/ISH_GP2	BB7	DDI1 MUX SEL	28
19	BT I2S SYNC IVR	AK7	GPP_F1/I2S2_SFRM	GPP_A21/ISH_GP3	BA7	DDI2 MUX SEL	28
19	BT I2S R2D IVR	AK9	GPP_F2/I2S2_TXD	GPP_A22/ISH_GP4	AY7	TPAD SPI IF EN	16 43
19	BT I2S D2R IVR	AK10	GPP_F3/I2S2_RXD	GPP_A23/ISH_GP5	AW7	TPAD SPI INT L	16 43
				SX_EXIT_HOLDOFF*/GPP_A12	AP13	AUD PWR EN	16 61
				BM_BUSY*/ISH_GP6			


MLB ID STRAPS.

PCH INTERNAL PULL-UPS ARE TO VCCGPPD = 3.3V.



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION	CODE
117S0006	0	RES,MF,1/20W/1K OHM,5,0201,SMD		BOARD_ID:0	<11111>
117S0006	1	RES,MF,1/20W/1K OHM,5,0201,SMD	R1690	BOARD_ID:1	<11110>
117S0006	1	RES,MF,1/20W/1K OHM,5,0201,SMD	R1691	BOARD_ID:2	<11101>
117S0006	2	RES,MF,1/20W/1K OHM,5,0201,SMD	R1691,R1690	BOARD_ID:3	<11100>
117S0006	1	RES,MF,1/20W/1K OHM,5,0201,SMD	R1692	BOARD_ID:4	<11011>
117S0006	2	RES,MF,1/20W/1K OHM,5,0201,SMD	R1692,R1690	BOARD_ID:5	<11010>
117S0006	2	RES,MF,1/20W/1K OHM,5,0201,SMD	R1692,R1691	BOARD_ID:6	<11001>
117S0006	3	RES,MF,1/20W/1K OHM,5,0201,SMD	R1692,R1691,R1690	BOARD_ID:7	<11000>
117S0006	1	RES,MF,1/20W/1K OHM,5,0201,SMD	R1693	BOARD_ID:8	<10111>
117S0006	2	RES,MF,1/20W/1K OHM,5,0201,SMD	R1693,R1690	BOARD_ID:9	<10110>
117S0006	2	RES,MF,1/20W/1K OHM,5,0201,SMD	R1693,R1691	BOARD_ID:10	<10101>
117S0006	3	RES,MF,1/20W/1K OHM,5,0201,SMD	R1693,R1691,R1690	BOARD_ID:11	<10100>
117S0006	1	RES,MF,1/20W/1K OHM,5,0201,SMD	R1694	BOARD_ID:16	<01111>


BOM\_COST\_GROUP=CPU & CHIPSET

DESIGN: X502/MLB		
LAST CHANGE: Wed Oct 28 12:50:22 2015		
PAGE TITLE		
PCH SPI/UART/GPIO		
 Apple Inc.	DRAWING NUMBER	SIZE
	051-00515	D
	REVISION	
	9.0.0	
NOTICE OF PROPRIETARY PROPERTY:	BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	dvt-fab09-0	
THE POSSESSOR AGREES TO THE FOLLOWING:	PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	16 OF 145	
II NOT TO REPRODUCE OR COPY IT	SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	16 OF 119	
IV ALL RIGHTS RESERVED		






BOM\_COST\_GROUP=DEBUG

DESIGN: X502/MLB			
LAST CHANGE: Thu Oct 22 19:53:09 2015			
PAGE TITLE			
CPU/PCH Merged XDP			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00515		D
	REVISION		
	9.0.0		
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:		dvt-fab09-0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	18 OF 145
		SHEET	17 OF 119





## PCH ME Disable Strap



PCH uses HDA\_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. \*\*\*\*\* Circuit does not support HDA voltage >3.3V.

## BOM\_COST\_GROUP=CPU &amp; CHIPSET



PAGE 00000001 OF 0000		FORM 00000001 OF 0000	
PAGE TITLE			
 Apple Inc.		DRAWING NUMBER <b>051-00515</b>	
		REVISION <b>9.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <b>dvt-fab09-0</b>  PAGE <b>19 OF 145</b>  SHEET <b>18 OF 119</b>	



D

D

C

C

B


B

A


A

Platform Reset Connections


Unbuffered




PCIE CLKREQS




ENABLE DDPB DDPC INTERFACES



T208 PCH GPIO PUs/PDs & ALIASES




Desense Decoupling Caps on HDA Lines




Power State Debug LEDs


(For development only)




GREENCLK VIOES




GREENCLK CLOCK OUT ALIASES



x100 I2S Level Translator




BT/SSD DEBUG UART MUX




NO TEST


Voltage Props





Unused GPIOs with PUs/PDs



SIGNAL ALIASES



NC SIGNAL ALIASES



PAGE TITLE		
Chipset Support 2		
Apple Inc.		DRAWING NUMBER 051-00515
REVISION 9.0.0		STRT D
BRANCH dvt-fab09-0		PAGE 20 OF 145
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 111 ALL RIGHTS RESERVED		SHEET 19 OF 119



## D




B

A




## B

A




## B

A





# LPDDR3 CHANNEL B (0-31)







# LPDDR3 CHANNEL B (32-63)



SYNC_MASTER=J52_MLB			SYNC_DATE=05/12/2015			
PAGE TITLE						
LPDDR3 DRAM Channel B (32-63)						
 Apple Inc.			DRAWING NUMBER		SIZE	
			051-00515		D	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			REVISION			
			9.0.0			
			BRANCH		dvt-fab09-0	
			PAGE		26 OF 145	
			SHEET		24 OF 119	

BOM\_COST\_GROUP=DRAM







D

C

B








A

D

C

B

A



BOM\_COST\_GROUP=TBT

DRAWING		LAST_MODIFIED= Tue Aug 30 11:06:20 2016	
SYNC_MASTER=J79_GREG		DRAWING_NUMBER	
PAGE TITLE		051-00515	
USB-C HIGH SPEED 1		REVISION	
Apple Inc.		9.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		dvt-fab09-0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
I1 NOT TO REPRODUCE OR COPY IT		28 OF 145	
I11 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
I1V ALL RIGHTS RESERVED		26 OF 119	



D

C

B


A


D

C

B









A



SYNC_MASTER=779_GREG		SYNC_DATE=09/09/2015	
PAGE TITLE			
USB-C HIGH SPEED 2			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00515		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  II NOT TO REPRODUCE OR COPY IT  III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	9.0.0		
	BRANCH		
	dvt-fab09-0		
	PAGE		
29 OF 145			
SHEET			
27 OF 119			


BOM\_COST\_GROUP=TBT








PRIMARY ACE USB-C PORT CONTROLLER (UPC)




BOM\_COST\_GROUP=USB-C

PAGE TITLE		
USB-C PORT CONTROLLER A		
	DRAWING NUMBER	051-00515
	REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED	BRANCH	dvt-fab09-0
	PAGE	31 OF 145
	SHEET	29 OF 119




# SECONDARY ACE USB-C PORT CONTROLLER (UPC)



BOM\_COST\_GROUP=USB-C








[illegible]



BOM\_COST\_GROUP=USB-C





Vout = 5.036V  
Freq = 500 kHz  
Max OCP = 13.05A  
Nom OCP = 10.84A  
Min OCP = 7.94A  
IccMax = 6.6A

















PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
343S00135	1	1C,M8+512MB 20NM DDR,A12,S,SCR,BGA700	U3900	CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S00147	1	IC,RTM2,DEV,PN549A1,P61D0	U3905	CRITICAL	SE:DEV
338S00097	1	IC,RTM2,MP,PN549A1,P61D0	U3905	CRITICAL	SE:PROD


T208












BOM GROUP	BOM OPTIONS
T208_PROG:REV0	T208_CONFIG2_H,T208_CONFIG1_H,T208_CONFIG0_H
T208_PROG:REV1	T208_CONFIG2_H,T208_CONFIG1_H
T208_PROG:REV2	T208_CONFIG2_H,T208_CONFIG0_H
T208_PROG:REV3	T208_CONFIG2_H
T208_PROG:REV4	T208_CONFIG1_H, T208_CONFIG0_H
T208_PROG:REV5	T208_CONFIG1_H

PAGE TITLE		Camera/DFR 3	
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00515		D
		REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		dvt-fab09-0	
		PAGE	41 OF 145
		SHEET	39 OF 119



Berkelium

FB for Bucks

D

D

C


C

B

B

A

A





## C




40 \_\_\_\_\_ SMC SOCPMU RESET \_\_\_\_\_ SMC SOCPMU RESET \_\_\_\_\_ 41  
 MAKE\_BASE=TRUE


BOM\_COST\_GROUP=T151



# T208 Support




## SWD DEBUG MUX




## T208 I2C Mapping

Bus	Device	7-bit Address	8-bit Address	
			Read	Write
AP0	PMU	0011110 (0x3C)	0x79	0x78
AP1	Touch EEPROM	1010000 (0x50)	0xA1	0xA0
AP2_0	Tesla	1010100 (0x4C)	0x99	0x98
AOP0	Mesa EEPROM	101000x (0x50/0x51)	0xA1/A3	0xA0/A2
AOP1	ALS	0111001 (0x39)	0x73	0x72
SEP	M34128 EEPROM	1010001 (0x51)	0xA3	0xA2

## SPI TERM




## T208 LEVEL SHIFTING









KBD CONNECTOR




TPAD CONNECTOR



TRACKPAD ISOLATION




SYNC_MASTER=J79_GAREN		SYNC_DATE=11/21/2015	
PAGE TITLE			
Connectors&ESD			
	DRAWING NUMBER		SIZE
	051-00515		D
Apple Inc.		REVISION	
		9.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		dvt-fab09-0	
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		45 OF 145	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		43 OF 119	
IV ALL RIGHTS RESERVED			



8		7		6		5		4		3		2		1	
D															
C															
B															
A															
8		7		6		5		4		3		2		1	


<https://shop61976717.taobao.com> QQ 53013942

SYNC_MASTER=J79_DAYU			SYNC_DATE=05/26/2015		
PAGE TITLE			Empty		
 Apple Inc.			DRAWING NUMBER	051-00515	
			REVISION	9.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH	dvt-fab09-0	
			PAGE	46 OF 145	
			SHEET	44 OF 119	



8		7		6		5		4		3		2		1	
D															
C															
B															
A															
8		7		6		5		4		3		2		1	

<https://shop61976717.taobao.com> QQ 53013942


SYNC_MASTER=J79_DAYU		SYNC_DATE=05/26/2015	
PAGE TITLE			
Empty			
 Apple Inc.	DRAWING NUMBER	051-00515	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	9.0.0	
	BRANCH	dvt-fab09-0	
	PAGE	47 OF 145	
	SHEET	45 OF 119	



8		7		6		5		4		3		2		1		
																D
																C
																B
																A
8		7		6		5		4		3		2		1		

SYNC_MASTER=j79_DAYU			SYNC_DATE=05/12/2015		
PAGE TITLE					
Empty			DRAWING NUMBER		SIZE
 Apple Inc.			051-00515		D
			REVISION		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			9.0.0		
			BRANCH		
			dvt-fab09-0		
			PAGE		
			48 OF 145		
			SHEET		
			46 OF 119		

<https://shop61976717.taobao.com> QQ 53013942

SYNC_MASTER=J79_DAYU		SYNC_DATE=05/12/2015	
PAGE TITLE			
Empty			
 Apple Inc.		DRAWING NUMBER	051-00515
		SIZE D	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	9.0.0
		BRANCH dvt-fab09-0	
		PAGE	48 OF 145
		SHEET	46 OF 119




A








NOTE:  
Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.







## SMC AVREF Supply






## PROCHOT/THRMTRIP Support




## PECI Support



## Top-Block Swap



				PP3V3 G3H SMC ISNS							
				PP3V3 S4							
				PP3V3 S0							
50	48	SMC PME S4 WAKE L	R5166	100K	1	2	5%	1/20W	MF 201		
50	48	SMC PME S4 DARK L	R5167	100K	1	2	5%	1/20W	MF 201		
		SMC WIFI EVENT L	R5168	100K	1	2	5%	1/20W	MF 201		
74	48	SMC PMIC INT L	R5169	100K	1	2	5%	1/20W	MF 201		
104	50	47	SMC ONOFF L	R5170	10K	1	2	5%	1/20W	MF 201	
50	48	SMC SENSOR ALERT L	R5172	10K	1	2	5%	1/20W	MF 201		
104	50	43	62	SMC LID	R5171	330K	1	2	5%	1/20W	MF 201
104	48	28	SMC DEBGPRT TX L	R5175	20K	1	2	5%	1/20W	MF 201	
104	48	28	SMC DEBGPRT RX L	R5176	20K	1	2	5%	1/20W	MF 201	
50	48	SMC TMS	NOSTUFF	R5177	10K	1	2	5%	1/20W	MF 201	
		SMC TDO	NOSTUFF	R5178	10K	1	2	5%	1/20W	MF 201	
		SMC TCK	NOSTUFF	R5179	10K	1	2	5%	1/20W	MF 201	
50	48	SMC TDI	NOSTUFF	R5180	10K	1	2	5%	1/20W	MF 201	
50	48	SMC AUX OK	NOSTUFF	R5187	100K	1	2	5%	1/20W	MF 201	
		SMC ADAPTER EN	NOSTUFF	R5185	100K	1	2	5%	1/20W	MF 201	
49	48	SMC TRMTRIP	NOSTUFF	R5186	10K	1	2	5%	1/20W	MF 201	
		SMC DELAYED FWRGD	NOSTUFF	R5191	100K	1	2	5%	1/20W	MF 201	
77	74	48	SMC PM G2 EN	R5192	100K	1	2	5%	1/20W	MF 201	

SYNC_MASTER=773_JACK		SYNC_DATE=04/14/2011	
PAGE TITLE			
 Apple Inc.		DRAWING NUMBER <b>051-00515</b>	
		SITE <b>D</b>	
		REVISION <b>9.0.0</b>	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <b>dvt-fab09-0</b>	
		PAGE <b>51 OF 145</b>	
		SHEET <b>49 OF 119</b>	













### CPU High Side Current Sense (IC0R)

Gain: 100x, EDP: 10.5 A  
Rsense: 0.003 (R5400)  
Vsense: 31.5 mV, Range: 10 A  
SMC ADC: 00




### OTHER 5V High Side Current Sense (IO5R)

Gain: 200x, EDP: 1.22 A  
Rsense: 0.01 (R5410) or Rsense SHORT  
Vsense: 12.2 mV, Range: 1.5 A  
SMC ADC:




### OTHER 3.3V High Side Current Sense (IO3R)

Gain: 200x, EDP: 4.31 A  
Rsense: 0.003 (R5440) or Rsense SHORT  
Vsense: 12.93 mV, Range: 5 A  
SMC ADC:




### LCD Backlight Current Sense (IBLR)

Gain: 100x. EDP: 1 A  
Rsense: 0.025 (R8400)  
Vsense: 25 mV, Range: 2.4 A  
EADC1: CH0




### Trackpad Actuator X239 Current Sense (ITAR)

Gain: 24.9x, EDP: 2.61 A (Transient)  
Rsense: 0.02 (R5460)  
Vsense: 52.2 mV, Range: 6 A  
SMC ADC: 12




### PBUS Voltage Sense & Enable (VP0R)

Gain: 0.167x  
Vnominal: 12.6 V, Range: 17.97 V  
SMC ADC: 01




### DC In Voltage Sense & Enable (VD0R)

Gain: 0.13x  
Vnominal: 16.5 V, Range: 22.96 V  
SMC ADC: 04




### Charger (BMON) Current Sense (IPBR)

Charger Gain: 20x, EDP: 7.2 A  
Rsense: 0.005 (R7060)  
SMC ADC: 02



### DC-IN (AMON) Current Sense (ID0R)

Charger Gain: 20x, EDP: 4.6 A  
Rsense: 0.010 (R7020)  
SMC ADC: 03




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5419,C5449		LOADRC:NO
117S0008	1	RES,MTL,FLIM,100K,1/16W,0201,SMD,LF	C5469		LOADRC:NO

Power Sensors: High Side		
	DRAWING NUMBER	051-00515
	REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	dvt-fab09-0
	PAGE	54 OF 145
	SHEET	52 OF 119




### PCH 1.0V Current Sense (IS1C)

Gain: 200x, EDP: 3.29 A  
Rsense: 0.003 (R8004) or Rsense SHORT  
Vsense: 9.87 mV, Range: 5 A  
SMC ADC: 11




### DDR 1.2V S3 (CPU & Memory) Current Sense (IM0C)

Gain: 100x, EDP: 8.21 A  
Rsense: 0.003 (R7918) or XWTBD  
Vsense: 24.63 mV, Range: 10 A  
SMC ADC: 09




### CPU DDR 1.2V S3 (CPU Only) Current Sense (IMCC)

Gain: 200x, EDP: 2 A  
Rsense: 0.005 (R5510) or Rsense SHORT  
Vsense: 10 mV, Range: 3 A  
SMC ADC: 18




### T139 Current Sense (IF3C)

Gain: 200x, EDP: 0.06 A  
Rsense: 0.05 (R5520) or Rsense SHORT  
Vsense: 3 mV, Range: 0.25 A  
EADC1: CH3




### WLAN Current Sense (IAPC)

Gain: 163.3x, EDP: 1.67 A  
Rsense: 0.015 (R5530) or Rsense SHORT  
Vsense: 25.05 mV, Range: 1.67 A  
EADC1: CH4




### CPU Fixed Current Sense (ICAC)

Gain: 275.74x, EDP: 29 A  
Rsense: 2x of 0.00075 (R7310, R7320), Rsum: 0.000375  
Vsense: 10.875 mV, Range: 29.01 A  
SMC ADC: 06




### BT Current Sense (IBTC)

Gain: 200x, EDP: 0.06 A  
Rsense: 0.05 (R5580)  
Vsense: 3 mV, Range: 0.25 A  
EADC1: CH5




### CPU High Side Current (IC0R) Threshold Alert

Gain: 100x  
Rsense: 0.003 (R5400)



### 1.8V Current Sense (I18C)

Gain: 200x, EDP: 0.7 A  
Rsense: 0.025 (R8024) or Rsense SHORT  
Vsense: 17.5 mV, Range: 0.6 A  
SMC ADC: 16




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5569,C5519		LOADRC:NO
117S0008	2	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5549,C5579		LOADRC:NO

PAGE TITLE		
Power Sensors: Load Side		
Apple Inc.		DRAGTING NUMBER 051-00515
REVISION 9.0.0		STR D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I1 NOT TO REPRODUCE OR COPY IT I11 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I1V ALL RIGHTS RESERVED		BRANCH dvt-fab09-0
PAGE 55 OF 145		SHEET 53 OF 119




### T139 5V Current Sense (IF5C)

Gain: 200x, EDP: 0.004 A  
Rsense: 0.05 (R5630) or Rsense SHORT  
Vsense: 0.2 mV, Range: 0.25 A  
EADC1: CH6




### Thunderbolt TBT Current Left (IULC)

Gain: 200x, EDP: 0.5 A  
Rsense: 0.025 (R5640) or Rsense SHORT  
Vsense: 12.5 mV, Range: 0.5 A  
EADC1: CH7




### LCD Panel Current Sense (ILDC)

Gain: 200x, EDP: 1 A  
RSENSE: 0.01 (R8520) or Rsense SHORT  
Vsense: 5 mV, Range: 1.25 A  
EADC2: CH0




### Trackpad 3V Current Sense (IT3C)

Gain: 200x, EDP: 0.2 A  
Rsense: 0.05 (R5650) or Rsense SHORT  
Vsense: 10 mV, Range: 0.25 A  
EADC2: CH1




### Camera Current Sense (ICMC)

Gain: 200x, EDP: 0.82 A  
Rsense: 0.015 (R5610) or XW5610  
Vsense: 12.3 mV, Range: 0.83 A  
EADC2: CH2



### CPU High Side (IC0R) Peak Detection Support




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

SENSE+ pins of EMC1704 sink 10-20uA current. This deviation has been designed in our Peak Detection circuit. With 10uA sink: 0.125A - 2.1A -> 13mV - 83 mV With 20uA sink: 0.125A - 2.1A -> 23mV - 92 mV


### Battery Discrete Current Sense (IB0L)

Gain: 2940x, EDP: 8 A  
Rsense: 0.003 (R501/R502)  
Vsense: 24 mV, Range: 0.28 A  
EADC2: CH5



### Thunderbolt TBT Current Right (IURC)


Gain: 200x, EDP: 0.5 A  
Rsense: 0.025 (R5670) or Rsense SHORT  
Vsense: 12.5 mV, Range: 0.5 A  
EADC1: CH2



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5608, C5699		LOADRC:NO


### CPU GT Voltage Sense (VCGC)

SMC ADC: 21



### CPU GT IMON Current Sense (ICGM)


Gain: 1 A / 17.963 mV, Range: 64 A.  
SMC ADC: 23



With R7154 (Ri) set to 294 Ohm, R7410 (Rsen) set to 0.75 mOhm, R7194 set to 84.5 kOhm, Num Phases (N) is 3, and Io (ICMax) is 64A, then 1A of Io gives 17.963mV at the Vimon.


### CPU Core Voltage Sense (VCAC)

SMC ADC: 20




### CPU Core IMON Current Sense (ICAM)

Gain: 1 A / 34.223 mV, Range: 29 A.  
SMC ADC: 22



With R7150 (Ri) set to 226 Ohm, R7210 (Rsen) set to 0.75 mOhm, R7160 set to 82.5 kOhm, Num Phases (N) is 2, and Io (ICMax) is 29A, then 1A of Io gives 34.223mV at the Vimon.


PAGE TITLE		
Power Sensors: Extended		
 Apple Inc.	DRAWING NUMBER	051-00515
	REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-fab09-0
	PAGE	56 OF 145
	SHEET	54 OF 119



D


NAND Current Sense (IHNC)

Gain: 200x, EDP: 2.574 A  
Rsense: 0.005 (R8054)  
Vsense: 12.87 mV, Range: 3 A  
SMC ADC: 15



PCH PrimeCore Current Sense (ISCC)


Gain: 200x, EDP: 300m A  
Rsense: 0.005 (R8054)  
Vsense: 12.87 mV, Range: 3 A  
SMC ADC: 15



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5769,C5778		LOADRC:NO
117S0008	2	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5749,C5779		LOADRC:NO
117S0008	2	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5729,C5799		LOADRC:NO
117S0008	2	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5709,C5789		LOADRC:NO


PCH PrimeCore Voltage Sense (VSCC)

EADC2: CH7




A


PICCOLO Current Sense (IHCC)



T151 Current Sense (IIDC)




EADC2




CPU SA Current Sense (ICSC)

Gain: 200x, EDP: 5.1 A  
Rsense: 0.002 (R7270)  
Vsense: 10.2 mV, Range: 7.5 A  
SMC ADC: 19




LPDDR 1.8V Current Sense (IM1C)

Gain: 200x, EDP: 0.555 A  
Rsense: 0.025 (R5720) or Rsense SHORT  
Vsense: 13.875 mV, Range: 0.6 A  
SMC ADC: 16




EADC2




CPU GT+GTX Current Sense (ICGC)

Gain: 188.49x, EDP: 64 A  
Rsense: 3x of 0.00075 (R7410, R7420, R7430), Rsum: 0.00025  
Vsense: 16 mV, Range: 63.66 A  
SMC ADC: 5





CPU SA Voltage Sense (VCSC)

SMC ADC: 17




CPU EDRAM Current Sense (ICEC)

Gain: 200x, EDP: 4.5 A  
Rsense: 0.003 (R7718)  
Vsense: 13.5 mV, Range: 5 A  
SMC ADC: 10





CPU SA Voltage Sense (VCSC)

SMC ADC: 17



CPU EDRAM Current Sense (ICEC)

Gain: 200x, EDP: 4.5 A  
Rsense: 0.003 (R7718)  
Vsense: 13.5 mV, Range: 5 A  
SMC ADC: 10



Power Sensors: Extended 2		
Apple Inc.	051-00515	STR
9.0.0		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1111 ALL RIGHTS RESERVED		
BRANCH	dvt-fab09-0	PAGE
57 OF 145		SHEET
55 OF 119		

D

C


B

A












Gain: 200x, EDP: 4.25 A  
Rsense: 0.002 (R9430)  
Vsense: 8.5 mV, Range: 7.5 A  
SMC ADC: 14




```
Gain: 200x, EDP: 4.06 A
Rsense: 0.003 (R5520)
Vsense: 12.18 mV, Range: 5 A
SMC ADC: 13
```



Gain: 200x, EDP: 163.8m A  
Rsense: 0.050 (R5530) or Rsense SHORT  
Vsense: 819 mV, Range: 0.25 A  
EADC2: CH4



Gain: 391.67x, EDP: 0.2 A  
Rsense: 0.05 (R5940) or Rsense SHORT  
Vsense: 10 mV, Range: 0.21A  
EADC2: CH6




PAGE TITLE		DRAWING NUMBER		SIDE	
Power Sensors:Extended 3		051-00515		D	
 Apple Inc.		REVISION		7.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		dvt-fab09-0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I DO NOT TO REPRODUCE OR COPY IT I DO NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I DO NOT TO REVEAL RESERVED		PAGE		59 OF 145	
		SHEET		57 OF 119	




## C



## A




STNC_MASTER=77R_PACK		STNC_DATE=08/21/2010	
PAGE TITLE			
Fans			
	Apple Inc.	DRAWING NUMBER 051-00515	SHEET D
		REVISION 9.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt-fab09-0
THE INFORMATION CONTAINED HEREIN IS THE		PAGE	60 OF 145
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	58 OF 119
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




## SPI ROM

Quad-IO Mode (Mode 0 & 3) supported.  
SPI Frequency: 50MHz for CPU, 20MHz for SMC.




Quad SPI and QPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

SPI+SWD SAM Connector




## SPI Bus Series Termination (Modified per PDG)



Sam Card ROM Slave

SPI ROM Slave

SYNC_MASTER=J52_MLB		SYNC_DATE=05/12/2019	
PAGE TITLE			
SPI Debug Connector			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00515		D
	REVISION		
		9.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		dvt-fab09-0	
		PAGE	
		61 OF 145	
		SHEET	
		59 OF 119	






DRAWING NUMBER	051-00515	SIZE	D
REVISION	9.0.0		
BRANCH	dvt-fab09-0		
PAGE	62 OF 145		
SHEET	60 OF 119		







DESIGN: X502/DEV_MLB_U			
LAST CHANGE: Wed Feb 18 17:31:01 2015			
PAGE TITLE			
AUDIO JACK CODEC			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00515		D
	REVISION		
	9.0.0		
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.  THE POSSESSOR AGREES TO PUBLISH THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT  I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED	BRANCH		
	dvt-fab09-0		
	PAGE		
	63	OF 145	
	SHEET		
	61	OF 119	




2K MONO SPEAKER AMPLIFIERS  
APN: 35384074  
GAIN = TBD



LEFT TWEETER SPEAKER CONNECTOR



LEFT WOOFER SPEAKER CONNECTOR




BOM\_COST\_GROUP=AUDIO

DESIGN: X502/DEV_MLB_U		
LAST CHANGE: Wed Feb 18 17:12:24 2015		
PAGE TITLE		
Left Speaker Amps & Conn		
	DRAWING NUMBER	051-00515
	REVISION	9.0.0
	BRANCH	dvt-fab09-0
	PAGE	64 OF 145
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I1 NOT TO REPRODUCE OR COPY IT I11 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I1 ALL RIGHTS RESERVED		SHEET 62 OF 119




2X MONO SPEAKER AMPLIFIERS  
APN: 35384073  
GAIN = TBD





RIGHT TWEETER SPEAKER CONNECTOR


RIGHT WOOFER SPEAKER CONNECTOR

BOM\_COST\_GROUP=AUDIO


DESIGN: X502/DEV_MLB_U		
LAST CHANGE: Wed Feb 18 17:12:24 2015		
PAGE TITLE		
Right Speaker Amps & Conn		
 Apple Inc.	DRAWING NUMBER	051-00515
	REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR PUBLISH IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	dvt-fab09-0
	PAGE	65 OF 145
	SHEET	63 OF 119





DESIGN: X502/DEV_MLB_U			
LAST CHANGE: Wed Feb 18 17:12:24 2015			
FORM_MLB26-17A_000002		FORM_MLB26-17A_000002	
PAGE TITLE			
AUDIO JACK CONNECTOR			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00515		D
	REVISION		
	9.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		dvt-fab09-0	
		PAGE	
		66	OF 145
		SHEET	
		64	OF 119







D

C

B


A

D

C

B

A



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
152S00198	1	IND,MLD,2.7UH,19.6MO,12.5A,10.9X10X2.4MM	L7030	CRITICAL	

BOM\_COST\_GROUP=PLATFORM POWER

DESIGN: X502/MLB  
LAST CHANGE: Thu Mar 5 18:14:03 2015

Apple Inc.

051-00515

9.0.0

dvt-fab09-0


70 OF 145

66 OF 119

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
11 NOT TO REPRODUCE OR COPY IT  
111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
1111 ALL RIGHTS RESERVED





PAGE TITLE <div style="text-align: center; font-size: 2em; font-weight: bold;">CORE &amp; SA IMVP IC</div>		DRAWING NUMBER <div style="text-align: center; font-size: 1.5em; font-weight: bold;">051-00515</div>		SIZE <div style="text-align: center; font-size: 1.5em; font-weight: bold;">D</div>
 <div style="text-align: center; font-size: 1.5em; font-weight: bold;">Apple Inc.</div>		REVISION <div style="text-align: center; font-size: 1.5em; font-weight: bold;">9.0.0</div>		
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <div style="text-align: center; font-size: 1.5em; font-weight: bold;">dvt-fab09-0</div>		
		PAGE <div style="text-align: center; font-size: 1.5em; font-weight: bold;">71 OF 145</div>		
		SHEET <div style="text-align: center; font-size: 1.5em; font-weight: bold;">67 OF 119</div>		



CPU VCC Phase 1

CPU VCC Phase 2


CPU VCCSA

Vout = 0.55 - 1.5V  
IccMax = 32A  
F = 750kHz

Vout = 0.55 - 1.15V  
IccMax = 5.1A  
F = 750kHz

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00497	2	IC,FDMF5808A,DRMOS,1MVP8,50A,PQFN31,5X5	U7210, U7220	CRITICAL	
152S00241	1	IND,MLD,0.47UH,4.94MO,20A,5.4X5.2X2.4MM	L7270	CRITICAL	

BOM\_COST\_GROUP=CPU & CHIPSET

CORE & SA IMVP POWER BLOCK			DATE: 2024-12-03 10:15
 Apple Inc.	DRAWING NUMBER	051-00515	STEP D
	REVISION	9.0.0	
	BRANCH	dvt-fab09-0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED			PAGE 72 OF 145
			SHEET 68 OF 119







CPU VCCGT/GTx Phase 1

PLACE\_NEAR=U7410.32:2MM  
70 PPVCCGT\_PH1\_AGND

CPU VCCGT/GTx Phase 2


PLACE\_NEAR=U7420.32:2MM  
70 PPVCCGT\_PH2\_AGND

CPU VCCGT/GTx Phase 3

PLACE\_NEAR=U7430.32:2MM  
70 PPVCCGT\_PH3\_AGND

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00497	3	IC,FDMF808A,DRMOS,1MVP8,50A,PQFN31,5X5	U7410, U7420, U7430	CRITICAL	

Vout = 0.55 - 1.5V  
IccMax = 64A  
F = 750kHz


GT & GTX IMVP POWER BLOCK		
 Apple Inc.	DRAWING NUMBER	051-00515
	REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-fab09-0
	PAGE	74 OF 145
	SHEET	70 OF 119

BOM\_COST\_GROUP=CPU & CHIPSET









PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
152S00182	1	IND, PWR, 2.2UH, 20%, 4.5A, 43MOHM, 4X4MM	L7600	CRITICAL	

Power - 5V 3.3V Supply

051-00515

9.0.0

dvt-fab09-0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
1.1 NOT TO REPRODUCE OR COPY IT  
1.1.1 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
1.1.1.1 ALL RIGHTS RESERVED

76 OF 145

72 OF 119

BOM\_COST\_GROUP=PLATFORM POWER




8	7	6	5 <a href="https://shop61976717.taobao.com">https://shop61976717.taobao.com</a>	4 QQ 53013942	3	2	1
---	---	---	--	------------------	---	---	---



```


B |-----6-----|-----102-----|
  | 6 | 102 | |
  | PM | NC_CPU_MSM_L | NC_CPU_MSM_L |
  |====|====|
  | MAKE_BASE=TRUE | MAKE_BASE=TRUE |
  |
  |-----104-----|-----73-----| | |
  | 104 | 73 | 48 | 14 |
  | PM_PCH_SYS_PWROK | PM_PCH_SYS_PWROK |
  |====|====|
  | MAKE_BASE=TRUE | MAKE_BASE=TRUE |
  |
  B

```






## A







1.2V VDDQ - V10 (Banjo#1 VR4)



0.6V VTT - V13 (Banjo#1 LDO1)




0.95V VCCIO - V6 (Banjo#1 VR3)




PMIC-1 1.2V 0.6V VCCIO		
	DRAWING NUMBER	051-00515
	REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		dvt-fab09-0
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE
I1 NOT TO REPRODUCE OR COPY IT		79 OF 145
I11 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET
I1V ALL RIGHTS RESERVED		75 OF 119




1V - V11 (Banjo#1 VR1)



1.8V - V8 (Banjo#1 VR2)



1.0V PCH CORE - V11 (Banjo#1 VR5)  
0.7V LPM




PAGE TITLE		
PMIC-1 1V 1.8V VCCPCH		
	DRAWING NUMBER	051-00515
	REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED	BRANCH	dvt-fab09-0
	PAGE	80 OF 145
	SHEET	76 OF 119








### 3.3V SUS Switch



Part	SLG5AP1569V
Type	Load Switch
R(on) @ 3.3V	36.4 mOhm Typ 46 mOhm Max
Current	1A Max


### 1.8V S4 LDO



Part	SLG5AP1453V
Type	Load Switch
R(on) @ 5.3A	7.8 mOhm Typ 9.6 mOhm Max
Current	5.3A Max

### 1.0V SUS SW Switch


(CURRENTLY DE-FEATURED)



Part	SLG5AP1646V
Type	Load Switch
R(on) @ 4V Vgs	8.5 mOhm Typ 9.8 mOhm Max
Current	6A Max


HSIO has turn-on requirement of  
<0.1V/uS ramp rate and  
<65uS from EN to 95% (1.05V)

### 3.3V S4 Switch




Part	SLG5AP1445V
Type	Load Switch
R(on) @ 4A	7.8 mOhm Typ TBD mOhm Max
Current	4A Max

### 1.8V S3 Switch




Part	SLG5AP1453V
Type	Load Switch
R(on) @ 5.3A	7.8 mOhm Typ 9.6 mOhm Max
Current	5.3A Max

### 3.3V S0 Switch




Part	SLG5AP1445V
Type	Load Switch
R(on) @ 4A	7.8 mOhm Typ TBD mOhm Max
Current	4A Max

### 1.8V S0 Switch




Part	SLG5AP1453V
Type	Load Switch
R(on) @ 5.3A	7.8 mOhm Typ 9.6 mOhm Max
Current	5.3A Max

### 1.0V S3 Switch




Part	SLG5AP1635V
Type	Load Switch
R(on) @ 25C	20 mOhm Typ 28 mOhm Max
Current	2.5A Max
Ton Total	39us max @ 1V

### 1.0V S0 SW Switch




Part	SLG5AP1635V
Type	Load Switch
R(on) @ 25C	20 mOhm Typ 28 mOhm Max
Current	2.5A Max
Ton Total	39us max @ 1V

### 5V S0 Switch (Cumulus vs Kona)




Part	SLG5AP1443V
Type	Load Switch
R(on)	17 mOhm Typ 19 mOhm Max
Current	2.5A

### 1.2V S0 SW Switch




Part	SLG5AP1453V
Type	Load Switch
R(on) @ 5.3A	7.8 mOhm Typ 9.6 mOhm Max
Current	5.3A Max

### 1.0V SUS FUSE Switch




Part	SLG5AP1635V
Type	Load Switch
R(on) @ 25C	20 mOhm Typ 28 mOhm Max
Current	2.5A Max
Ton Total	39us max @ 1V
R(discharge)	300 Ohm Max

### 5V Sensor Switch



Part	SLG5AP1443V
Type	Load Switch
R(on)	17 mOhm Typ 19 mOhm Max
Current	2.5A

### 3.3V Sensor Switch



Part	TPS22934
Type	Load Switch
R(on) @ 3.6V	63 mOhm Typ 77 mOhm Max
Current	1A Max

BOM\_COST\_GROUP=PLATFORM POWER

Power FETs			
Apple Inc.	DRANTING NUMBER	051-00515	ST2B
	REVISION	9.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I1 NOT TO REPRODUCE OR COPY IT I11 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I1V ALL RIGHTS RESERVED	BRANCH	dvt-fab09-0	PAGE
	PAGE	82 OF 145	
	SHEET	78 OF 119	



Page Notes



Power aliases required by this page:  
- ~PPVIN\_S0SW\_LCDBKLT\_FET (9-12.6V LCD BACKLIGHT INPUT)  
- ~PP5V\_S0\_BKLT (5V BACKLIGHT DRIVER INPUT)

D

C

B

A




BOM\_COST\_GROUP=DISPLAY

LCD Backlight Driver		
	DRAWING NUMBER	051-00515
	REVISION	9.0.0
	BRANCH	dvt-fab09-0
	PAGE	84 OF 145
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		SHEET 79 OF 119



## LCD PANEL INTERFACE (eDP) + Camera (MIPI)




## LCD Panel HPD & AUX strapping



NAND CONFIGURATION		
ROMBOOT2 R8617	ROMBOOT1 R8618	ROMBOOT0 R8616
NOSTUFF	NOSTUFF	NOSTUFF
NOSTUFF	NOSTUFF	ASSEMBLE
NOSTUFF	ASSEMBLE	NOSTUFF
NOSTUFF	ASSEMBLE	ASSEMBLE
ASSEMBLE	NOSTUFF	NOSTUFF
ASSEMBLE	NOSTUFF	ASSEMBLE
ASSEMBLE	ASSEMBLE	NOSTUFF
ASSEMBLE	ASSEMBLE	ASSEMBLE

PRODUCT CAPACITY			
CONFIG	CAPACITY2 R8664	CAPACITY1 R8663	CAPACITY0 R8662
32GB	NOSTUFF	NOSTUFF	NOSTUFF
64GB	NOSTUFF	NOSTUFF	ASSEMBLE
128GB	NOSTUFF	ASSEMBLE	NOSTUFF
256GB	NOSTUFF	ASSEMBLE	ASSEMBLE
512GB	ASSEMBLE	NOSTUFF	NOSTUFF
1024GB	ASSEMBLE	NOSTUFF	ASSEMBLE
2048GB	ASSEMBLE	ASSEMBLE	NOSTUFF
RESERVED	ASSEMBLE	ASSEMBLE	ASSEMBLE



The schematic diagram illustrates the internal components and connections of the S3X000 SoC. The top section shows the internal block diagram with various functional blocks and their connections to pins. The bottom section shows the external components, including resistors and capacitors, connected to the pins.

**Internal Components and Connections:**

- UART0\_RX:** Connected to S3X\_SMC\_OOB\_UART\_R2D.
- UART0\_TX:** Connected to S3X\_SMC\_OOB\_UART\_D2R.
- UART1\_RX:** Connected to S3X\_DEBUG\_UART\_R2D.
- UART1\_TX:** Connected to S3X\_DEBUG\_UART\_D2R.
- RETN\_EN:** Connected to S3X\_RET\_EN\_L.
- DDR\_PHY\_DATA\_VREF:** Connected to S3X\_DDR\_PHY\_DATA\_VREF.
- DDR\_PHY\_ZQ:** Connected to S3X\_DDR\_PHY\_ZQ.
- DDR\_VREF1\_ALIVE:** Connected to S3X\_DDR\_VREF1\_ALIVE.
- DDR\_VREF1\_ZQ:** Connected to S3X\_DDR\_VREF1\_ZQ.
- DDR\_VREF0:** Connected to S3X\_DDR\_VREF0.
- DDR\_ZQ:** Connected to S3X\_DDR\_ZQ.
- DDR\_CKE0:** Connected to S3X\_DDR\_CKE0.
- DDR\_CKE1:** Connected to S3X\_DDR\_CKE1.

**External Components and Connections:**

- Resistors:** R8610 (1K), R8611 (1K), R8607 (240), R8620 (1000PF), R8621 (1000PF), R8622 (1000PF), R8623 (1000PF), R8608 (240).
- Capacitors:** C8620 (1000PF), C8621 (1000PF), C8622 (1000PF), C8623 (1000PF).
- Other Components:** R8609 (1K), R8610 (1K), R8611 (1K), R8607 (240), R8620 (1000PF), R8621 (1000PF), R8622 (1000PF), R8623 (1000PF), R8608 (240).

**Pin Connections:**


- UART0\_RX:** Connected to S3X\_SMC\_OOB\_UART\_R2D.
- UART0\_TX:** Connected to S3X\_SMC\_OOB\_UART\_D2R.
- UART1\_RX:** Connected to S3X\_DEBUG\_UART\_R2D.
- UART1\_TX:** Connected to S3X\_DEBUG\_UART\_D2R.
- RETN\_EN:** Connected to S3X\_RET\_EN\_L.
- DDR\_PHY\_DATA\_VREF:** Connected to S3X\_DDR\_PHY\_DATA\_VREF.
- DDR\_PHY\_ZQ:** Connected to S3X\_DDR\_PHY\_ZQ.
- DDR\_VREF1\_ALIVE:** Connected to S3X\_DDR\_VREF1\_ALIVE.
- DDR\_VREF1\_ZQ:** Connected to S3X\_DDR\_VREF1\_ZQ.
- DDR\_VREF0:** Connected to S3X\_DDR\_VREF0.
- DDR\_ZQ:** Connected to S3X\_DDR\_ZQ.
- DDR\_CKE0:** Connected to S3X\_DDR\_CKE0.
- DDR\_CKE1:** Connected to S3X\_DDR\_CKE1.

**Component Values:**

- Resistors:** R8610 (1K), R8611 (1K), R8607 (240), R8620 (1000PF), R8621 (1000PF), R8622 (1000PF), R8623 (1000PF), R8608 (240).
- Capacitors:** C8620 (1000PF), C8621 (1000PF), C8622 (1000PF), C8623 (1000PF).

**Other Components:**


- Resistors:** R8609 (1K), R8610 (1K), R8611 (1K), R8607 (240), R8620 (1000PF), R8621 (1000PF), R8622 (1000PF), R8623 (1000PF), R8608 (240).




PAGE TITLE

S3X CORE PCIE










SYNC_MASTER=J79_RIO		SYNC_DATE=06/18/2015	
PAGE TITLE			
PAGE_TITLE=S3X GND			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00515		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	9.0.0		
	BRANCH		
	dvt-fab09-0		
	PAGE		
	88 OF 145		
	SHEET		
	83 OF 119		





PAGE TITLE			
Connector			
 Apple Inc.	DRAWING NUMBER	051-000515	SIZE D
	REVISION	9.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		dvt-fab9-0	
		PAGE	89 OF 145
		SHEET	84 OF 119





DEVICE 2-WIRE ADDRESS	ADD0	PIN CONNECTION
1001000		GND
1001001		V+
1001010		SDA
1001011		SCL

U9010: Top side under S3X

U9011: Bottom side under Piccolo

U9012: Bottom side near north NAND

U9013: Top side near south NAND
















D

C

B



A


D

C

B

A




PAGE TITLE		
SSD NAND VR		
 Apple Inc.	DRAWING NUMBER	051-00515
	REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-fab09-0
	PAGE	94 OF 145
	SHEET	89 OF 119











D

C

B


A

D


C

B







A



### SNK0 AC Coupling



### SNK1 AC Coupling



BOM\_COST\_GROUP=TBT

DRAWING		LAST_MODIFIED=Tue Aug 30 11:06:29 2016	
PAGE TITLE		PAGE TITLE	
USB-C HIGH SPEED 1		USB-C HIGH SPEED 1	
Apple Inc.		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1111 ALL RIGHTS RESERVED		NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1111 ALL RIGHTS RESERVED	
DRAWING NUMBER		DRAWING NUMBER	
051-00515		051-00515	
REVISION		REVISION	
9.0.0		9.0.0	
BRANCH		BRANCH	
dvt-fab09-0		dvt-fab09-0	
PAGE		PAGE	
110 OF 145		110 OF 145	
SHEET		SHEET	
92 OF 119		92 OF 119	



D

C

B


A


D

C

B


A



SYNC_MASTER=779_GREG		SYNC_DATE=08/28/2015	
PAGE TITLE			
USB-C HIGH SPEED 2			
 Apple Inc.	DRAWING NUMBER	051-00515	SIZE D
	REVISION	9.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab09-0
		PAGE	111 OF 145
		SHEET	93 OF 119

BOM\_COST\_GROUP=TBT





D

D


C


B

A




PRIMARY ACE USB-C PORT CONTROLLER (UPC)




PAGE TITLE		
USB-C PORT CONTROLLER A		
 Apple Inc.	DRAWING NUMBER	051-00515
	REVISION	9.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 11 NOT TO REPRODUCE OR COPY IT 111 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 1V ALL RIGHTS RESERVED	BRANCH	dvt-fab09-0
	PAGE	113 OF 145
	SHEET	95 OF 119



## SECONDARY ACE USB-C PORT CONTROLLER (UPC)



BOM\_COST\_GROUP=USB-C

FORM NO. 100-107 (REV. 10-2003)		FORM NO. 100-107 (REV. 10-2003)	
PAGE TITLE			
USB-C PORT CONTROLLER B			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00515		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	9.0.0		
	BRANCH		
	dvt-fab09-0		
	PAGE		
	114 OF 145		
	SHEET		
	96 OF 119		



D

C

B


A

D

C

B


A



LAST CHANGE: Wed Apr 1 22:57:37 2015

PAGE TITLE

USB-C CONNECTOR A

 Apple Inc.

DRAWING NUMBER051-00515

REVISION9.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BRANCHdvt-fab09-0

PAGE115 OF 145

SHEET97 OF 119

BOM\_COST\_GROUP=USB-C



A































B

A

A





PAGE NUMBER		DATE	
PAGE TITLE		POWER ALIASES - 1	
	Apple Inc.	DRAWING NUMBER	051-00515
		REVISION	9.0.0
NOTICE OF CONTAINED PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-fab09-0
		PAGE	120 OF 145
		SHEET	100 OF 119









Figure 1: Schematic representation of the experimental design. The diagram shows a vertical timeline with four black dots representing measurement points. To the right of the timeline, the text "PP3V3 S0" is repeated four times, corresponding to each measurement point. Further to the right, numerical values are listed: 54, 54, 52, 61, and 106. The values 54, 54, and 52 are aligned with the first three measurement points, while 61 and 106 are aligned with the fourth measurement point. A horizontal line connects the fourth measurement point to the value 61, and another horizontal line connects the fourth measurement point to the value 106.








Figure 1: Schematic representation of the experimental design. The diagram shows a vertical timeline with four black dots representing measurement points. To the right of the timeline, the text "PP3V3 S0" is repeated four times, corresponding to each measurement point. Further to the right, numerical values are listed: 54, 54, 52, 61, and 106. The values 54, 54, and 52 are aligned with the first three measurement points, while 61 and 106 are aligned with the fourth measurement point. A horizontal line connects the fourth measurement point to the value 61, and another horizontal line connects the fourth measurement point to the value 106.





8		7		6		5		4		3		2		1	
D		C		B		A		D		C		B		A	
UNUSED TP ALIASES		UNUSED TP ALIASES		UNUSED TP ALIASES		UNUSED TP ALIASES		UNUSED TP ALIASES		UNUSED TP ALIASES		UNUSED TP ALIASES		UNUSED TP ALIASES	
NC S3X VSS S		NC S3X VSS S		NC S3X VSS S		NC S3X VSS S		NC S3X VSS S		NC S3X VSS S		NC S3X VSS S		NC S3X VSS S	
NC S3X VDD S		NC S3X VDD S		NC S3X VDD S		NC S3X VDD S		NC S3X VDD S		NC S3X VDD S		NC S3X VDD S		NC S3X VDD S	
NC S3X PMIC CTRL 2		NC S3X PMIC CTRL 2		NC S3X PMIC CTRL 2		NC S3X PMIC CTRL 2		NC S3X PMIC CTRL 2		NC S3X PMIC CTRL 2		NC S3X PMIC CTRL 2		NC S3X PMIC CTRL 2	
NC S3X PCIE ATB1		NC S3X PCIE ATB1		NC S3X PCIE ATB1		NC S3X PCIE ATB1		NC S3X PCIE ATB1		NC S3X PCIE ATB1		NC S3X PCIE ATB1		NC S3X PCIE ATB1	
NC S3X PCIE ATB0		NC S3X PCIE ATB0		NC S3X PCIE ATB0		NC S3X PCIE ATB0		NC S3X PCIE ATB0		NC S3X PCIE ATB0		NC S3X PCIE ATB0		NC S3X PCIE ATB0	
NC S3X DT1		NC S3X DT1		NC S3X DT1		NC S3X DT1		NC S3X DT1		NC S3X DT1		NC S3X DT1		NC S3X DT1	
NC S3X DT0		NC S3X DT0		NC S3X DT0		NC S3X DT0		NC S3X DT0		NC S3X DT0		NC S3X DT0		NC S3X DT0	
NC S3X DDR ATO		NC S3X DDR ATO		NC S3X DDR ATO		NC S3X DDR ATO		NC S3X DDR ATO		NC S3X DDR ATO		NC S3X DDR ATO		NC S3X DDR ATO	
NC PMIC PGG		NC PMIC PGG		NC PMIC PGG		NC PMIC PGG		NC PMIC PGG		NC PMIC PGG		NC PMIC PGG		NC PMIC PGG	
NC PMIC PGF		NC PMIC PGF		NC PMIC PGF		NC PMIC PGF		NC PMIC PGF		NC PMIC PGF		NC PMIC PGF		NC PMIC PGF	
NC PMIC PGE		NC PMIC PGE		NC PMIC PGE		NC PMIC PGE		NC PMIC PGE		NC PMIC PGE		NC PMIC PGE		NC PMIC PGE	
NC PMIC PGD		NC PMIC PGD		NC PMIC PGD		NC PMIC PGD		NC PMIC PGD		NC PMIC PGD		NC PMIC PGD		NC PMIC PGD	
NC PMIC PGC		NC PMIC PGC		NC PMIC PGC		NC PMIC PGC		NC PMIC PGC		NC PMIC PGC		NC PMIC PGC		NC PMIC PGC	
NC PICCOLO 24M CLK REQ		NC PICCOLO 24M CLK REQ		NC PICCOLO 24M CLK REQ		NC PICCOLO 24M CLK REQ		NC PICCOLO 24M CLK REQ		NC PICCOLO 24M CLK REQ		NC PICCOLO 24M CLK REQ		NC PICCOLO 24M CLK REQ	
NC PCH SLP A L		NC PCH SLP A L		NC PCH SLP A L		NC PCH SLP A L		NC PCH SLP A L		NC PCH SLP A L		NC PCH SLP A L		NC PCH SLP A L	
NC PCH PME L		NC PCH PME L		NC PCH PME L		NC PCH PME L		NC PCH PME L		NC PCH PME L		NC PCH PME L		NC PCH PME L	
NC PCH LANPHYPC		NC PCH LANPHYPC		NC PCH LANPHYPC		NC PCH LANPHYPC		NC PCH LANPHYPC		NC PCH LANPHYPC		NC PCH LANPHYPC		NC PCH LANPHYPC	
NC PCH GPP F9		NC PCH GPP F9		NC PCH GPP F9		NC PCH GPP F9		NC PCH GPP F9		NC PCH GPP F9		NC PCH GPP F9		NC PCH GPP F9	
NC PCH GPP F8		NC PCH GPP F8		NC PCH GPP F8		NC PCH GPP F8		NC PCH GPP F8		NC PCH GPP F8		NC PCH GPP F8		NC PCH GPP F8	
NC PCH GPP F10		NC PCH GPP F10		NC PCH GPP F10		NC PCH GPP F10		NC PCH GPP F10		NC PCH GPP F10		NC PCH GPP F10		NC PCH GPP F10	
NC PCH GPP D4		NC PCH GPP D4		NC PCH GPP D4		NC PCH GPP D4		NC PCH GPP D4		NC PCH GPP D4		NC PCH GPP D4		NC PCH GPP D4	
NC PCH GPP D3		NC PCH GPP D3		NC PCH GPP D3		NC PCH GPP D3		NC PCH GPP D3		NC PCH GPP D3		NC PCH GPP D3		NC PCH GPP D3	
NC PCH GPP D1		NC PCH GPP D1		NC PCH GPP D1		NC PCH GPP D1		NC PCH GPP D1		NC PCH GPP D1		NC PCH GPP D1		NC PCH GPP D1	
NC PCH GPP D0		NC PCH GPP D0		NC PCH GPP D0		NC PCH GPP D0		NC PCH GPP D0		NC PCH GPP D0		NC PCH GPP D0		NC PCH GPP D0	
NC PCH GPD7		NC PCH GPD7		NC PCH GPD7		NC PCH GPD7		NC PCH GPD7		NC PCH GPD7		NC PCH GPD7		NC PCH GPD7	
NC P5VUSBC T PGOOD		NC P5VUSBC T PGOOD		NC P5VUSBC T PGOOD		NC P5VUSBC T PGOOD		NC P5VUSBC T PGOOD		NC P5VUSBC T PGOOD		NC P5VUSBC T PGOOD		NC P5VUSBC T PGOOD	
NC DPMUX SAK 20		NC DPMUX SAK 20		NC DPMUX SAK 20		NC DPMUX SAK 20		NC DPMUX SAK 20		NC DPMUX SAK 20		NC DPMUX SAK 20		NC DPMUX SAK 20	
NC DPMUX SAK 19		NC DPMUX SAK 19		NC DPMUX SAK 19		NC DPMUX SAK 19		NC DPMUX SAK 19		NC DPMUX SAK 19		NC DPMUX SAK 19		NC DPMUX SAK 19	
NC DPMUX SAK 18		NC DPMUX SAK 18		NC DPMUX SAK 18		NC DPMUX SAK 18		NC DPMUX SAK 18		NC DPMUX SAK 18		NC DPMUX SAK 18		NC DPMUX SAK 18	
NC DPMUX SAK 17		NC DPMUX SAK 17		NC DPMUX SAK 17		NC DPMUX SAK 17		NC DPMUX SAK 17		NC DPMUX SAK 17		NC DPMUX SAK 17		NC DPMUX SAK 17	
NC DPMUX SAK 16		NC DPMUX SAK 16		NC DPMUX SAK 16		NC DPMUX SAK 16		NC DPMUX SAK 16		NC DPMUX SAK 16		NC DPMUX SAK 16		NC DPMUX SAK 16	
NC DPMUX SAK 15		NC DPMUX SAK 15		NC DPMUX SAK 15		NC DPMUX SAK 15		NC DPMUX SAK 15		NC DPMUX SAK 15		NC DPMUX SAK 15		NC DPMUX SAK 15	
NC DPMUX SAK 14		NC DPMUX SAK 14		NC DPMUX SAK 14		NC DPMUX SAK 14		NC DPMUX SAK 14		NC DPMUX SAK 14		NC DPMUX SAK 14		NC DPMUX SAK 14	
NC CPU RSVD BB69		NC CPU RSVD BB69		NC CPU RSVD BB69		NC CPU RSVD BB69		NC CPU RSVD BB69		NC CPU RSVD BB69		NC CPU RSVD BB69		NC CPU RSVD BB69	
NC CPU RSVD BB68		NC CPU RSVD BB68		NC CPU RSVD BB68		NC CPU RSVD BB68		NC CPU RSVD BB68		NC CPU RSVD BB68		NC CPU RSVD BB68		NC CPU RSVD BB68	
NC CPU RSVD BA70		NC CPU RSVD BA70		NC CPU RSVD BA70		NC CPU RSVD BA70		NC CPU RSVD BA70		NC CPU RSVD BA70		NC CPU RSVD BA70		NC CPU RSVD BA70	
NC CPU RSVD BA68		NC CPU RSVD BA68		NC CPU RSVD BA68		NC CPU RSVD BA68		NC CPU RSVD BA68		NC CPU RSVD BA68		NC CPU RSVD BA68		NC CPU RSVD BA68	
NC CPU RSVD AW71		NC CPU RSVD AW71		NC CPU RSVD AW71		NC CPU RSVD AW71		NC CPU RSVD AW71		NC CPU RSVD AW71		NC CPU RSVD AW71		NC CPU RSVD AW71	
NC CPU RSVD AW70		NC CPU RSVD AW70		NC CPU RSVD AW70		NC CPU RSVD AW70		NC CPU RSVD AW70		NC CPU RSVD AW70		NC CPU RSVD AW70		NC CPU RSVD AW70	
NC CPU RSVD AK13		NC CPU RSVD AK13		NC CPU RSVD AK13		NC CPU RSVD AK13		NC CPU RSVD AK13		NC CPU RSVD AK13		NC CPU RSVD AK13		NC CPU RSVD AK13	
NC CPU RSVD AK12		NC CPU RSVD AK12		NC CPU RSVD AK12		NC CPU RSVD AK12		NC CPU RSVD AK12		NC CPU RSVD AK12		NC CPU RSVD AK12		NC CPU RSVD AK12	
NC CPU NCTFVSS C1		NC CPU NCTFVSS C1		NC CPU NCTFVSS C1		NC CPU NCTFVSS C1		NC CPU NCTFVSS C1		NC CPU NCTFVSS C1		NC CPU NCTFVSS C1		NC CPU NCTFVSS C1	
NC CPU NCTFVSS BB70		NC CPU NCTFVSS BB70		NC CPU NCTFVSS BB70		NC CPU NCTFVSS BB70		NC CPU NCTFVSS BB70		NC CPU NCTFVSS BB70		NC CPU NCTFVSS BB70		NC CPU NCTFVSS BB70	
NC CPU NCTFVSS BA71		NC CPU NCTFVSS BA71		NC CPU NCTFVSS BA71		NC CPU NCTFVSS BA71		NC CPU NCTFVSS BA71		NC CPU NCTFVSS BA71		NC CPU NCTFVSS BA71		NC CPU NCTFVSS BA71	
NC CPU NCTFVSS BA1		NC CPU NCTFVSS BA1		NC CPU NCTFVSS BA1		NC CPU NCTFVSS BA1		NC CPU NCTFVSS BA1		NC CPU NCTFVSS BA1		NC CPU NCTFVSS BA1		NC CPU NCTFVSS BA1	
NC CPU NCTFVSS B71		NC CPU NCTFVSS B71		NC CPU NCTFVSS B71		NC CPU NCTFVSS B71		NC CPU NCTFVSS B71		NC CPU NCTFVSS B71		NC CPU NCTFVSS B71		NC CPU NCTFVSS B71	
NC CPU NCTFVSS AV1		NC CPU NCTFVSS AV1		NC CPU NCTFVSS AV1		NC CPU NCTFVSS AV1		NC CPU NCTFVSS AV1		NC CPU NCTFVSS AV1		NC CPU NCTFVSS AV1		NC CPU NCTFVSS AV1	
NC CPU NCTFVSS A70		NC CPU NCTFVSS A70		NC CPU NCTFVSS A70		NC CPU NCTFVSS A70		NC CPU NCTFVSS A70		NC CPU NCTFVSS A70		NC CPU NCTFVSS A70		NC CPU NCTFVSS A70	
NC CPU NCTFVSS A5		NC CPU NCTFVSS A5		NC CPU NCTFVSS A5		NC CPU NCTFVSS A5		NC CPU NCTFVSS A5		NC CPU NCTFVSS A5		NC CPU NCTFVSS A5		NC CPU NCTFVSS A5	
NC CPU BB5		NC CPU BB5		NC CPU BB5		NC CPU BB5		NC CPU BB5		NC CPU BB5		NC CPU BB5		NC CPU BB5	
NC CPU BB3		NC CPU BB3		NC CPU BB3		NC CPU BB3		NC CPU BB3		NC CPU BB3		NC CPU BB3		NC CPU BB3	
NC CPU AY4		NC CPU AY4		NC CPU AY4		NC CPU AY4		NC CPU AY4		NC CPU AY4		NC CPU AY4		NC CPU AY4	
NC CPU AU5		NC CPU AU5		NC CPU AU5		NC CPU AU5		NC CPU AU5		NC CPU AU5		NC CPU AU5		NC CPU AU5	
NC CPU AT5		NC CPU AT5		NC CPU AT5		NC CPU AT5		NC CPU AT5		NC CPU AT5		NC CPU AT5		NC CPU AT5	
NC CPU MSM L		NC CPU MSM L		NC CPU MSM L		NC CPU MSM L		NC CPU MSM L		NC CPU MSM L		NC CPU MSM L		NC CPU MSM L	
NC USBC XA RESET L		NC USBC XA RESET L		NC USBC XA RESET L		NC USBC XA RESET L		NC USBC XA RESET L		NC USBC XA RESET L		NC USBC XA RESET L		NC USBC XA RESET L	
NC USBC TB RESET L		NC USBC TB RESET L		NC USBC TB RESET L		NC USBC TB RESET L		NC USBC TB RESET L		NC USBC TB RESET L		NC USBC TB RESET L		NC USBC TB RESET L	
UNUSED SIGNALS		UNUSED SIGNALS		UNUSED SIGNALS		UNUSED SIGNALS		UNUSED SIGNALS		UNUSED SIGNALS		UNUSED SIGNALS		UNUSED SIGNALS	
NC PCH SLP WLAN L		NC PCH SLP WLAN L		NC PCH SLP WLAN L		NC PCH SLP WLAN L		NC PCH SLP WLAN L		NC PCH SLP WLAN L		NC PCH SLP WLAN L		NC PCH SLP WLAN L	
NC SPI CS1 L		NC SPI CS1 L		NC SPI CS1 L		NC SPI CS1 L		NC SPI CS1 L		NC SPI CS1 L		NC SPI CS1 L		NC SPI CS1 L	
NC SPI CS2 L		NC SPI CS2 L		NC SPI CS2 L		NC SPI CS2 L		NC SPI CS2 L		NC SPI CS2 L		NC SPI CS2 L		NC SPI CS2 L	
NC PCIE CAMERA D2R N		NC PCIE CAMERA D2R N		NC PCIE CAMERA D2R N		NC PCIE CAMERA D2R N		NC PCIE CAMERA D2R N		NC PCIE CAMERA D2R N		NC PCIE CAMERA D2R N		NC PCIE CAMERA D2R N	
NC PCIE CAMERA D2R P		NC PCIE CAMERA D2R P		NC PCIE CAMERA D2R P		NC PCIE CAMERA D2R P		NC PCIE CAMERA D2R P		NC PCIE CAMERA D2R P		NC PCIE CAMERA D2R P		NC PCIE CAMERA D2R P	
NC PCIE CAMERA R2D C N		NC PCIE CAMERA R2D C N		NC PCIE CAMERA R2D C N		NC PCIE CAMERA R2D C N		NC PCIE CAMERA R2D C N		NC PCIE CAMERA R2D C N		NC PCIE CAMERA R2D C N		NC PCIE CAMERA R2D C N	
NC PCIE CAMERA R2D C P		NC PCIE CAMERA R2D C P		NC PCIE CAMERA R2D C P		NC PCIE CAMERA R2D C P		NC PCIE CAMERA R2D C P		NC PCIE CAMERA R2D C P		NC PCIE CAMERA R2D C P		NC PCIE CAMERA R2D C P	
NC PCIE CLK100M CAMERA N		NC PCIE CLK100M CAMERA N		NC PCIE CLK100M CAMERA N		NC PCIE CLK100M CAMERA N		NC PCIE CLK100M CAMERA N		NC PCIE CLK100M CAMERA N		NC PCIE CLK100M CAMERA N		NC PCIE CLK100M CAMERA N	
NC PCIE CLK100M CAMERA P		NC PCIE CLK100M CAMERA P		NC PCIE CLK100M CAMERA P		NC PCIE CLK100M CAMERA P		NC PCIE CLK100M CAMERA P		NC PCIE CLK100M CAMERA P		NC PCIE CLK100M CAMERA P		NC PCIE CLK100M CAMERA P	
NC USB EXTA N		NC USB EXTA N		NC USB EXTA N		NC USB EXTA N		NC USB EXTA N		NC USB EXTA N		NC USB EXTA N		NC USB EXTA N	
NC USB EXTA P		NC USB EXTA P		NC USB EXTA P		NC USB EXTA P		NC USB EXTA P		NC USB EXTA P		NC USB EXTA P		NC USB EXTA P	
NC USB EXTB N		NC USB EXTB N		NC USB EXTB N		NC USB EXTB N		NC USB EXTB N		NC USB EXTB N		NC USB EXTB N		NC USB EXTB N	
NC USB EXTB P		NC USB EXTB P		NC USB EXTB P		NC USB EXTB P		NC USB EXTB P		NC USB EXTB P		NC USB EXTB P		NC USB EXTB P	
NC XDP BPM L<1>		NC XDP BPM L<1>		NC XDP BPM L<1>		NC XDP BPM L<1>		NC XDP BPM L<1>		NC XDP BPM L<1>		NC XDP BPM L<1>		NC XDP BPM L<1>	
NC XDP BPM L<2>		NC XDP BPM L<2>		NC XDP BPM L<2>		NC XDP BPM L<2>		NC XDP BPM L<2>		NC XDP BPM L<2>		NC XDP BPM L<2>		NC XDP BPM L<2>	
NC XDP BPM L<3>		NC XDP BPM L<3>		NC XDP BPM L<3>		NC XDP BPM L<3>		NC XDP BPM L<3>		NC XDP BPM L<3>		NC XDP BPM L<3>		NC XDP BPM L<3>	
NC USB3 EXTB D2R N		NC USB3 EXTB D2R N		NC USB3 EXTB D2R N		NC USB3 EXTB D2R N		NC USB3 EXTB D2R N		NC USB3 EXTB D2R N		NC USB3 EXTB D2R N		NC USB3 EXTB D2R N	
NC USB3 EXTB D2R P		NC USB3 EXTB D2R P		NC USB3 EXTB D2R P		NC USB3 EXTB D2R P		NC USB3 EXTB D2R P		NC USB3 EXTB D2R P		NC USB3 EXTB D2R P		NC USB3 EXTB D2R P	
NC USB3 EXTB R2D C N		NC USB3 EXTB R2D C N		NC USB3 EXTB R2D C N		NC USB3 EXTB R2D C N		NC USB3 EXTB R2D C N		NC USB3 EXTB R2D C N		NC USB3 EXTB R2D C N		NC USB3 EXTB R2D C N	
NC USB3 EXTB R2D C P		NC USB3 EXTB R2D C P		NC USB3 EXTB R2D C P		NC USB3 EXTB R2D C P		NC USB3 EXTB R2D C P		NC USB3 EXTB R2D C P		NC USB3 EXTB R2D C P		NC USB3 EXTB R2D C P	
UNUSED SIGNALS		UNUSED SIGNALS		UNUSED SIGNALS		UNUSED SIGNALS		UNUSED SIGNALS		UNUSED SIGNALS		UNUSED SIGNALS		UNUSED SIGNALS	
NC ANIO NCE4		NC ANIO NCE4		NC ANIO NCE4		NC ANIO NCE4		NC ANIO NCE4		NC ANIO NCE4		NC ANIO NCE4		NC ANIO NCE4	
NC ANIO NCE5		NC ANIO NCE5		NC ANIO NCE5		NC ANIO NCE5		NC ANIO NCE5		NC ANIO NCE5		NC ANIO NCE5		NC ANIO NCE5	
NC ANIO NCE6		NC ANIO NCE6		NC ANIO NCE6		NC ANIO NCE6		NC ANIO NCE6		NC ANIO NCE6		NC ANIO NCE6		NC ANIO NCE6	
NC ANIO NCE7		NC ANIO NCE7		NC ANIO NCE7		NC ANIO NCE7		NC ANIO NCE7		NC ANIO NCE7		NC ANIO NCE7		NC ANIO NCE7	
NC ANI1 NCE4		NC ANI1 NCE4		NC ANI1 NCE4		NC ANI1 NCE4		NC ANI1 NCE4		NC ANI1 NCE4		NC ANI1 NCE4		NC ANI1 NCE4	
NC ANI1 NCE5		NC ANI1 NCE5		NC ANI1 NCE5		NC ANI1 NCE5		NC ANI1 NCE5		NC ANI1 NCE5		NC ANI1 NCE5		NC ANI1 NCE5	
NC ANI1 NCE6		NC ANI1 NCE6		NC ANI1 NCE6		NC ANI1 NCE6		NC ANI1 NCE6		NC ANI1 NCE6		NC ANI1 NCE6		NC ANI1 NCE6	
NC ANI1 NCE7		NC ANI1 NCE7		NC ANI1 NCE7		NC ANI1 NCE7		NC ANI1 NCE7		NC ANI1 NCE7		NC ANI1 NCE7		NC ANI1 NCE7	
NC ANI2 NCE4		NC ANI2 NCE4		NC ANI2 NCE4		NC ANI2 NCE4		NC ANI2 NCE4		NC ANI2 NCE4		NC ANI2 NCE4		NC ANI2 NCE4	
NC ANI2 NCE5		NC ANI2 NCE5		NC ANI2 NCE5		NC ANI2 NCE5		NC ANI2 NCE5		NC ANI2 NCE5		NC ANI2 NCE5		NC ANI2 NCE5	
NC ANI2 NCE6		NC ANI2 NCE6		NC ANI2 NCE6		NC ANI2 NCE6		NC ANI2 NCE6		NC ANI2 NCE6		NC ANI2 NCE6		NC ANI2 NCE6	
NC ANI2 NCE7		NC ANI2 NCE7		NC ANI2 NCE7		NC ANI2 NCE7		NC ANI2 NCE7		NC ANI2 NCE7		NC ANI2 NCE7		NC ANI2 NCE7	
NC ANI3 NCE4		NC ANI3 NCE4		NC ANI3 NCE4		NC ANI3 NCE4		NC ANI3 NCE4		NC ANI3 NCE4		NC ANI3 NCE4		NC ANI3 NCE4	
NC ANI3 NCE5		NC ANI3 NCE5		NC ANI3 NCE5		NC ANI3 NCE5		NC ANI3 NCE5		NC ANI3 NCE5		NC ANI3 NCE5		NC ANI3 NCE5	
NC ANI3 NCE6		NC ANI3 NCE6		NC ANI3 NCE6		NC ANI3 NCE6		NC ANI3 NCE6		NC ANI3 NCE6		NC ANI3 NCE6		NC ANI3 NCE6	
NC ANI3 NCE7		NC ANI3 NCE7		NC ANI3 NCE7		NC ANI3 NCE7		NC ANI3 NCE7		NC ANI3 NCE7		NC ANI3 NCE7		NC ANI3 NCE7	
NC ANI4 NCE4		NC ANI4 NCE4		NC ANI4 NCE4		NC ANI4 NCE4		NC ANI4 NCE4		NC ANI4 NCE4		NC ANI4 NCE4		NC ANI4 NCE4	
NC ANI4 NCE5		NC ANI4 NCE5		NC ANI4 NCE5		NC ANI4 NCE5		NC ANI4 NCE5		NC ANI4 NCE5</					






















1241	NC PCH SLP WLAN L	NO_TEST=1	102
1240	NC SPI CS1 L	NO_TEST=1	102 101
1239	NC SPI CS2 L	NO_TEST=1	102 101



T267	PCIE SSD R2D C P<3..0>		15	84	91
T266	PCIE SSD R2D C N<3..0>	TRUE	15	84	91
T265	PCIE SSD D2R P<3..0>	TRUE	15	81	101
T264	PCIE SSD D2R N<3..0>	TRUE	15	81	101

(Nets with offpages not used on this project)





A







## J79 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

D

D

C


C

B

B

A

A

SYNC_MASTER=YHARTANTO_044		SYNC_DATE=12/14/2012	
PAGE TITLE			
PCB Rule Definitions			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00515		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	9.0.0		
	BRANCH		
	dvt-fab09-0		
	PAGE	130 OF 145	
	SHEET	108 OF 119	



D

D

C

C

B

B

A

A











## Thunderbolt, DP, HDMI Constraints

## Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

## Thunderbolt & DisplayPort Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTD_P_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTD_P_2SAME	*	=3X_DIELECTRIC	?
TBTD_P_TXRX	*	=6X_DIELECTRIC	?
TBTD_P_20OTHER	*	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTD <sub>P</sub> *	*	*	TBTD <sub>P</sub> 20 <sub>OTHER</sub>
TBTD <sub>P</sub> *	=SAME	*	TBTD <sub>P</sub> 2 <sub>SAME</sub>
TBTD <sub>P</sub> _TX	* _RX	*	TBTD <sub>P</sub> _TXRX
TBTD <sub>P</sub> _RX	* _TX	*	TBTD <sub>P</sub> _TXRX

## DisplayPort & HDMI Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
HDMI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	*	=3x_DIELECTRIC	?
DP_2OTHER	*	=4x_DIELECTRIC	?
HDMICKL_2OTHER	*	=7x_DIELECTRIC	?
HDMICKL_2DPHDMI	*	=4x_DIELECTRIC	?
HDMIDATA_2SAME	*	=3x_DIELECTRIC	?
HDMIDATA_2OTHER	*	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDMI_DATA	*	*	HDMIDATA_20THER
HDMI_DATA	=SAME	*	HDMIDATA_2SAME
HDMI_DATA	TBTDP_TX	*	HDMIDATA_2SAME
HDMI_DATA	TBTDP_RX	*	TBTDP_TXRX
HDMI_CLK	*	*	HDMICLK_20THER
HDMI_CLK	HDMI_DATA	*	HDMICLK_2DPHDMI
HDMI_CLK	DISPLAYPORT	*	HDMICLK_2DPHDMI
HDMI_CLK	TBTDP_TX	*	HDMICLK_2DPHDMI

## Thunderbolt, DP, HDMI Net Properties

[illegible]























8		7		6		5		4		3		2		1	
D	<div>Change List: &lt;RDAR://COMPONENT/XXXXXX&gt; J79 HW EE SCHEMATIC   PROTO 0</div>														D
	<div>Kismet: AFP://KISMET.APPLE.COM/KISMET-PROJECTS/J79</div>														
	<div>Useful Wiki Links: Schematic Conventions - https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design</div>														
C	<div>MobileMac HW Radar: &lt;rdar://component/XXXXXX&gt; MobileMac HW   Task &lt;rdar://component/XXXXXX&gt; MobileMac HW   Schematic &lt;rdar://component/XXXXXX&gt; MobileMac HW   New Bugs &lt;rdar://component/XXXXXX&gt; MobileMac HW   Layout &lt;rdar://component/XXXXXX&gt; MobileMac HW   Investigation &lt;rdar://component/XXXXXX&gt; MobileMac HW   Architecture</div>														C
	<div>Other Info: Page Allocations - &lt;rdar://problem/19817053&gt; 2015 Schematic Page Allocations</div>														
B															B
A															A
8		7		6		5		4		3		2		1	

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

References

DRAWING NUMBER  
051-00515

REVISION  
9.0.0

BRANCH  
dvt-fab09-0

PAGE  
140 OF 145


SHEET  
118 OF 119

DPMC-MAC79-J79\_HW\_EE\_SCHEMATIC

DPMC\_MACT00111\_0015

PAGE TITLE

References



Apple Inc.

DRAWING NUMBER

051-00515

SIZE

D

REVISION

9.0.0

NOTICE OF PROPRIETARY PROPERTY:

BRANCH

dvt-fab09-0

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.

THE POSSESSOR AGREES TO THE FOLLOWING:

PAGE

140 OF 145

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

SHEET

118 OF 119

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED



8		7		6		5		4		3		2		1	
Alternate Parts															
D	PART NUMBER		ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:									
	107S00033		107S00034		ALL										
	138S0738		138S1101		ALL	Samsung alt to Murata									
	138S0846		138S0811		ALL	Samsung alt to Murata									
	152S00359		152S00253		ALL	Chilisin alt to Cyttec									
	371S0704		371S00077		ALL	NXP alt to Diodes									
	376S1053		376S0604		ALL	Diodes alt to Fairchild									
	376S1106		376S0678		ALL	Fairchild alt to Vishay									
	740S00027		740S0159		ALL	Bourns alt to Little Fuse									
	107S0249		107S0251		ALL										
C	107S00015		107S00011		ALL										
	107S00071		107S00053		ALL										
	128S0364		128S0264		ALL	Kemet w/ Panasonic									
	128S0325		128S0397		ALL										
	128S00009		128S00007		ALL										
	128S00029		128S00007		ALL										
	128S00070		128S00007		ALL										
	128S00010		128S00011		ALL										
	128S00031		128S00011		ALL										
	128S00026		128S00011		ALL										
B	132S00064		132S0409		ALL										
	138S0614		138S0578		ALL										
	138S0703		138S0648		ALL										
	138S00032		138S0831		ALL										
	138S00049		138S0831		ALL										
	138S0863		138S0853		ALL										
	138S0775		138S0860		ALL										
	138S00084		138S00060		ALL										
	152S00369		152S00268		ALL	Cyttec w/ NEC									
	155S00188		155S0275		ALL	Murata w/ Taiyo									
A	155S0694		155S0387		ALL										
	155S0660		155S0513		ALL										
	155S00018		155S0664		ALL	Murata w/ Taiyo									
	155S00007		155S0667		ALL										
	155S0914		155S0897		ALL										
	155S00190		155S0897		ALL										
	311S00004		311S0370		ALL										
	311S00013		311S0508		ALL	NXP w/ Diodes									
	353S00107		353S3239		ALL										
	353S00525		353S4471		ALL										
- T208															
8		7		6		5		4		3		2		1	
<div><div><div>Apple Inc.</div><div>051-00515</div><div>9.0.0</div><div>dvf-fab09-0</div><div>145 OF 145</div><div>119 OF 119</div></div><div>Alternates BOM Table</div></div>															