

LZ8 14" Block Diagram -- Intel Chief River ULV

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : SVCC
LAYER 6 : IN3
LAYER 7 : SGND1
LAYER 8 : BOT









Table of Contents


PAGE	DESCRIPTION
01	BLOCK DIAGRAM
02	FRONT PAGE
03-06	IVY/Sandy Bridge
07-12	Panther/Cougar Point-PCH
13-14	DDR3 SO-DIMM
15-18	N13M
19-20	N13M VRAM
21	PS8622 LVDS converter
22	LCD/CAMERA
23	HDMI CONN
24	Audio Codec CX20672
25	LAN[RTL8105E]
26	SATA
27	Card Reader-AU6435B52-GDL
28	USB2.0 X2/USB3.0 X2
29	MINI Card (SSD)
30	WLAN/BT
31	KB/TP/LID
32	USB2.0--Audio Jack conn
33	FAN/Thermal
34	KBC IT8518
35	SW/LED
36	Screw Hole/EMI/ESD
37	Discharge
38	CHARGER (bq24725A)
39	3V/5V (TPS51123ARGER)
40	DDR3/0.75V (TPS51216)
41	1.05V_PCH(RT8240B)
42	VCCSA (RT8241A)
43	1.8V(TPS54318)
44	CPU(ISL95831)IMVP2+1
45	DGPU CORE(TPS51728)
46	GPU
47	
48	
49	
50	
51	


Power States


POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	10V~+20V	22,36,38,39,40,41,42,44,45	MAIN POWER		S0~S5
+3V_RTC	+3.0V~+3.3V	7,8,11,34	RTC		S0~S5
3VPCU	+3.3V	7,8,22,23,25,30,31,34,35,36,37,38,39,43,45	IT8518/19 POWER	3V5V_EN	S0~S5
5VPCU	+5V	22,36,37,39,40,41,42,43,44,45,46	DC/DC POWER IC SOURCE	3V5V_EN	S0~S5
15V	+15V	22,37,39,40,46	LARGE POWER	3V5V_EN	S0~S5
LANVCC	+3.3V	25,37	LAN POWER	LAN_ON	
5V_S5	+5V	11,24,28,32,37	PCH SUS POWER	S5_ON	S0~S3
3V_S5	+3.3V	3,7,8,9,10,11,30,35,37,45	Sys Management,PCH Resume Well, USB,WLAN,WiMAX POWER	S5_ON	S0~S3
1.5V_SUS	+1.5V	3,11,13,14,36,37,40,46	DDR3 SODIMM POWER	SUSON	S0~S3
+0.75V_DDR_VTT	+0.75V	13,14,37,40	DDR3 SODIMM REFERENCE POWER	MAINON	S0
+5V	+5V	7,8,11,22,23,24,26,31,32,36,37,38	SLP_S3# CTRLD POWER	MAINON	S0
+3V	+3.3V	3,7,8,9,10,11,13,14,15,21,22,23,24,25,26,27,29,30,31,33,34,35,36,37,38,39,40,41,42,43,44,45,46	SLP_S3# CTRLD POWER	MAINON	S0
VCC_GFX		5,36,44	VGA CORE POWER	MAINON	S0
VCCSA	+0.8V~+0.9V	5,37,42	Sandy Bridge Power	MAINON	S0
+1.8V	+1.8V	5,8,11,37,43	LVDS,NVM POWER	MAINON	S0
+1.05V	+1.05V	3,5,7,8,9,11,21,36,37,41,46	Sandy Bridge VTT POWER/PCH CORE POWER	MAINON	S0
VCC_CORE		5,6,36,44	CPU CORE POWER	VRON	S0
+LODVCC	+3.3V	22	LCD Power	ENVDD	S0
+3V_HDD	+3V	26	ODD Power	ODD_5V_ON	S0
+5V_HDD	+5V	26	HDD Power	MAINON#	S0
BAT_V	+10V~+17V	38	MAIN BATTERY	CHG_PBATT	S0~S5
+1.5V_CPU	+1.5V	3,5,36	DDR3 1.5V Rails	PS_S3CNTRL	S0




04









Panther/Cougar Point (DMI, FDI, PM)




EC-B-23




PCH Pull-high/low(CLG)




INT HDMI DETECT



LVDS for HM76





DPWROK FOR DSW (DEEP S3)




+1.05V	[3,5,7,9,11,37,41,46]
+1.8V	[5,11,37,43]
+3V_RTC	[7,11,34]
3VCPU	[7,22,25,30,31,34,35,36,37,38,39,43,45]
+3V	[3,7,9,10,11,13,14,15,22,23,24,25,26,27,29,30,31,33,34,36,37,38,39,40,41,42,43,44,45,46]
+6V	[11,23,24,26,36,37,38]
+3V_DSW	[7,11]

08



PCH Dual SPL
64Mbit (8M Byte), SPI



if default boot destination is SPI,
no external pull-up/-down resistors on the board are
necessary

Pin Name	Strap description	Sampled	Configuration	Circuit									
SPKR <div>Different from Calpella</div>	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up										
HDA_SDO	Flash Descriptor Security Only for Interposer	PWROK	0 = effective(Default: weak pull down) 1 = Override										
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>SPI</td></tr><tr><td>1</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	0	0	SPI	1	0	LPC	<div>[Need external pull-down for LPC BIOS]</div>
GNT1#	GNT0#	Boot Location											
0	0	SPI											
1	0	LPC											
GPIO19 <div>Different from Calpella</div>	Boot BIOS Selection 0 [bit-0]	PWROK											
GNT2# / GPIO53	ES1 strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN									
DF_TVS	DMI Termination voltage	PWROK	weak pull-down 20kohm										
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V										
GPIO15	Intel® Crypto Transport Layer Security (TLS) cipher suite		Low = Disable (Default) High = Enable										
GPIO28 <div>Different from Calpella</div>	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)										
DSWVREN	0: disable 1: enable												

ACZ_SYNC 1

R283 10.4

Q29 2N7002

ACZ_SYNC_R 3

R291 1M_4

R288 1M_4


C422 *330pF/50V/NPO_4


C415 10pF/50V/COG_4

+5V


[24]	ACZ_BITCLK_AUDIO	R242	33_4	ACZ_BCLK
[24]	ACZ_SYNC_AUDIO	R290	33_4	ACZ_SYNC
[24]	ACZ_RST#_AUDIO	R202	33_4	ACZ_RST#
[24]	ACZ_SDOUT_AUDIO	R566	33_4	ACZ_SDOUT

Place near the PCH






Panther/Cougar Point (GPIO,VSS_NCTF,RSVD)




BOARD ID SETTING

Board ID For Function	ID1 GPIO6	ID2 GPIO16	ID3 GPIO13
SDV	0	0	0
SIV	0	0	1
SIT	0	1	0
SVI			
SOVP			


	SYSTEM_ID
LZ7	0
LZ8	1



EC-B-04
EC-C-02








Panther/COUGAR POINT (POWER)



Panther/Cougar Point-M (GND)


Panther/Cougar Point-M (GND)









Place these Caps near So-Dimm1.





VREF DQ1 M1/M3 Solution













9.5 Unused I2C Pins


For unused dedicated (non-AUX) I2C pins, pull-up both the I2Cx_SCL, I2Cx_SDA, to 3.3 V using 2.2 kΩ resistors, routing.



For N12M Multi-level Strapping function



EC-B-17




DHCP ROM	
HDCP_SCL	Low: Crypto ROM Hi: I2C ROM

Logical Strap Bit Mapping

Rv	PU-VDD	PD-GND
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

N13M-GE1


4.99K/F 4: CS24992FB26 [RES CHIP 4.99K 1/16W +1%(0402)]
10K/F 4: CS31002FB26 [RES CHIP 10K 1/16W +1% (0402)]
15K/F 4: CS31502FB24 [RES CHIP 15K 1/16W +1% (0402)]
30K/F 4: CS33002FB13 [RES CHIP 30K 1/16W +1%(0402)]
34.8K/F 4: CS33482FB22 [RES CHIP 34.8K 1/16W +1%(0402)]
45.3K/F 4: CS34532FB18 [RES CHIP 45.3K 1/16W +1% (0402)]



	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO N13M-GE1	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE	010
ROM_SCLK	PCI_DEVICE[4]	SUB_VENDOR	PCI_DEVICE[5]	PEX_PLL_EN_TERM	101
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	011
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	111
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	011
STRAP2	PCI_DEVICE[3]	PCI_DEVICE[2]	PCI_DEVICE[1]	PCI_DEVICE[0]	100
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	000
STRAP4	RESERVED	RESERVED	PCIE_MAX_SPEED	DP_PLL_VDD33V	000


VRAM Configuration Table

NAMECFG (3:0)	DESCRIPTION	Vendor	Vendor P/N	ROM_SI
0000		Reserved		
0001		Reserved		
0010		Reserved		
0011		Reserved		
0101		Reserved		
0110		Reserved		
0110	DDR3 128Mx16x4, 64bit, 1GB,900MHz	Hynix	H5TQ2G63BFR-11C	PD 34.8K/F
0111	DDR3 128Mx16x4, 64bit, 1GB,900MHz	Samsung	K4W2G1646C-HC11	PD 45.3K/F



NVVDD Table

N13M-GE1 (GF119)	NVVDD (0.875V)
GPU_VID0	0 (R370)
GPU_VID1	0 (R369)
GPU_VID2	0 (R367)
GPU_VID3	0 (R368)
GPU_VID4	1 (R350)
GPU_VID5	1 (R351)





GPID pin name	Normal Function	I/O	Functional Description
GPIO0	GPU_VDD0	0	GPU Core VDD VDD0
GPIO1	GPU_VDD3	0	GPU Core VDD VDD3
GPIO2	LCU_BB_PWM	0	Panel Backlight PWM Brightness Control
GPIO3	LCU_BB_LEDEN	0	Panel Backlight Enable
GPIO4	LCU_BB_LEDEN	0	Panel Backlight Enable
GPIO5	GPU_VDD1	0	GPU Core VDD VDD1
GPIO6	GPU_VDD2	0	GPU Core VDD VDD2
GPIO7	3D Vision	0	3D Vision/Light/Sight
GPIO8	OVERT	I/O	Active Low Thermal Catastrophic Over-Temperature
GPIO9	ALERT	I/O	Active Low Thermal Alert
GPIO10	MEM_VREF_CTL	0	Memory VREF Control
GPIO11	GPU_VDD0	0	GPU Core VDD VDD0
GPIO12	PWR_LEVEL_CTL	0	AC Power Detect Input. High = AC, Low Battery
GPIO13	GPU_VDD5	0	GPU Core VDD VDD5
GPIO14	GPU_AB	1	Hot Plug Detect for IPAB
GPIO15	HPO_C	1	Hot Plug Detect for IPFC
GPIO16	MEM_VDD_CTL	0	Memory VDD VDD
GPIO17	HPO_D	1	Hot Plug Detect for IPFD
GPIO18	HPO_E	1	Hot Plug Detect for IPFE
GPIO19	HPO_F	1	Hot Plug Detect for IPFF
GPIO20	GPIO20	Reserved	
GPIO21	Reserved		

CHANNEL A: 1024MB DDR3

[15,16,20,46] 1.5V_GPU

19












CHANNEL A: 1024MB DDR3

[15,16,19,46] 1.5V_GPU

20


[16,19] VMA_DQ[63..0]
[16,19] VMA_DM[7..0]
[16,19] VMA_WDQS[7..0]
[16,19] FBA_CMD[30..0]
[16,19] VMA_RDQS[7..0]





Quanta Confidential

+3V	[3,7,8,9,10,11,13,14,15,23,24,25,26,27,29,30,31,33,34,36,37,38,39,40,41,42,43,44,45,46]
3VPCU	[7,8,25,30,31,34,35,36,37,38,39,43,45]
15V	[37,39,40,46]
VIN	[36,38,39,40,41,42,44,45]
5VPCU	[11,36,37,39,40,41,42,43,44,45,46]


LCDVCC




Back light



EC-B-22




EC-C-09




LVDS (14")
(1024x600,
1366x768)

CAMERA CONN




FOR ESD










EC-B-18

CAMERA VCC Control




EC-B-05




For ESD Layout note: Place close to HDMI Conn




AVDD_3.3 pin is output of internal LDO. Do NOT connect to external supply.




Conexant FAE Suggest when use intel HDA interface






Port A: Headphone jack (jack shared with S/PDIF)
Port B: Internal analog mono or stereo MIC.
Port C: Microphone jack
Port D: Internal stereo speakers
Port E: Optional Internal stereo digital mic
Port H: S/PDIF (jack shared with headphone)




SHADPHONE MBG combo









+3.3V_SSD

+3V

R582 *Short_8
EC-B-24

+3.3V_SSD

Place caps close to connector.

C421

0.1U/10V/X5R_4

C711

0.047U/10V/X7R_4

C447

0.1U/10V/X5R_4

C462

0.047U/10V/X7R_4

C698

4.7U/6.3V/X5R_6



PROJECT LZ8 Chief River DIS

Quanta Computer Inc.

Size
Custom

Document Number

MINI Card (SSD)

Rev
1A

Date:


Tuesday, December 20, 2011

Sheet


29

of



49







PCI-Express TX and RX
direct to connector




FOR DEEP S3 EC-B-01








FOR USB 2.0 2CH




5V_S5 [11,28,37]



EC-B-18
EC-B-27




Quanta




3VPCU [7,8,22,25,30,31,34,36,37,38,39,43,45]
3V_S5 [3,7,8,9,10,11,24,30,37]


LED Conn




POWER BUTTON/NOVO Button




Hole for CPU support




MiniCard WWAN




MiniCard WLAN




Hole for GPU support




Boundary Hole



Fro ESD






Fro ESD





	+1.5V_CPU	[3,5,40]
	3VPCU	[7,8,22,25,30,31,34,35,37,38,39,43,45]
	VCC_GFX	[5,44]
	+3V	[3,7,8,9,10,11,13,14,15,22,23,24,25,26,27,29,30,31,33,34,37,38,39,40,41,42,43,44,45,46]
	+5V	[8,11,23,24,26,33,37,38]
	1.5V_SUS	[3,11,13,14,37,40,46]
	5VPCU	[11,22,37,39,40,41,42,43,44,45,46]
	VIN	[22,38,39,40,41,42,44,45]
	VCC_CORE	[5,6,44]
	+1.05V	[3,5,7,8,9,11,37,41,46]

EMI



Fro EMI




For EMI, Close U16.PIN92





EC-B-22


PROJECT LZ8 Chief River DIS
Quanta Computer Inc.


+3V, +5V, +1.5V





3V_S5, 5V_S5


















Quanta











E C N	P G	D A r/mm/dd	P A	D E
EC-B-01	7,11,34	11/10/13	Add R607,R608,R621 and no ASM	Add DEEP S3 function
EC-B-02	7	11/10/13	R210	R210 change to short pad
EC-B-03	9	11/10/13	R610 no ASM,R611 ASM, R	For DGPU power enable sequence
EC-B-04	10	11/10/13	R573 no ASM,R572 ASM	Change Board ID for SIV stage
EC-B-05	10,22	11/10/13	R49,R613,C724,R612,Q48 add and ASM	Change CCD control by PCH GPIO35
EC-B-06	23	11/10/13	CN10	Change CN10 to correct footprint
EC-B-07	24	11/10/13	R	Change Audio detect schematic
EC-B-08	25	11/10/13	CN8	Change CN8 to correct footprint
EC-B-09	32	11/10/13	CN15	Change CN25 Pin define
EC-B-10	33	11/10/13	Add R614,R622 no ASM	Add EC detect Fan speed schematic
EC-B-11	34	11/10/13	DEL R321	Change EC pin define,PIN94 connect to PWR_WHITE,PIN28 connect to FAN_PWM_R,PIN47 connect to FAN_SIG_R
EC-B-12	34	11/10/13	R298 no ASM	EC can output CLOCK by itself
EC-B-13	30	11/10/13	R35 no ASM,Q11ASM	input AOAC function
EC-B-14	28	11/10/13	CN13,CN17	Change CN13,CN17 to correct footprint
EC-B-15	28	11/10/13	add Q51,R623 no ASM	Add DEEP S3 function
EC-B-16	35	11/10/13	CN16	Change CN16 footprint for ME request
EC-B-17	9,18,22 23,33	11/10/14	Q30,Q31,Q26,Q27,Q34,Q35,Q3,Q4, Q41,Q42,Q23,Q24 DEL Add Q52,Q53,Q54,Q55,Q56,Q57 and ASM	Change MOS to Dual MOS
EC-B-18	21	11/10/19	Add Q58	For PS8622 flash ROM by EC ROM
EC-B-19	05	11/10/19	Add C727	Add a 10UF CAP for INTEL suggestion
EC-B-20	21	11/10/19	L14,L15,L16	Change footprint to 0603
EC-B-21	27	11/10/20	CN3	Change footprint for ME request
EC-B-22	36	11/10/24	Add C729,C730,C731	For EMI request
EC-B-23	3,7,11	11/10/24		Change LVDS signal by PCH provide
EC-B-24	7,24,25 26,27,29 30,31,33	11/10/24	R602,R322,R274,R305,R582,R580, L10,R129,R88,R87,R99,R79,R78, L22,L24	Change to short Pad
EC-B-25	8	11/10/24	BT1	Change BT1 footprint
EC-B-26	25	11/10/24	CN8	CN8 PIN4,5,7,8 connect to GND
EC-B-27	11,15	11/10/24	CML1,CML2,CML4,CML5 ASM R505,R502,R560,R563,R232,R233 R234,R235,C486,C488,C490,C497	for EMI request
EC-B-28	35	11/10/25	C472, C471, C470,C469,C681, C682 C683, C684,C685 ASM 0.1U	for EMI request
EC-B-29	35	11/10/25	RV5,C402 ASM 30P R194,R197 change to Bead	for EMI request
EC-B-30	35	11/10/26	C460 ASM 22P	for EMI request

[illegible]

[illegible]