

UMA & Optimus Schematics Document

Sandy Bridge

Intel PCH

2010-10-27

REV : -1

DY :None Installed
UMA:UMA platform installed
OPS:Optimus

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

LA470


Rev

-1

Date: Thursday, December 16, 2010

Sheet 1 of 97

Variant Name		L4:Signal L6:Signal	
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Size A3		Document Number	
		Block Diagram LA470	
Date:	Thursday, December 16, 2010	Sheet 2	of 97
		-1	



A B C D E
PCH Strapping Huron River Schematic Checklist Rev.0.7

Name	Schematic Notes
SPKR	Reboot option at power up. Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Onboard LAN
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	USB Ext. port 3
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

B C D E
Processor Strapping Huron River Schematic Checklist Rev.0.7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_SFPCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES




I ² C / SMBus Addresses		Ref Des	HURON RIVER ORB	
Device			Address	Hex Bus
EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP				SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI				PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

<Variant Name>


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Table of Content			
Size A3	Document Number		Rev
	LA470		-1
Date:	Thursday, December 16, 2010	Sheet 3 of	97








www.rosefix.com



www.rosefix.com





SSID = CPU


www.rosefix.com

POWER

SANDY

PROCESSOR CORE POWER

53A



VCC_CORE

AG35 VCC
AG34 VCC
AG33 VCC
AG32 VCC
AG31 VCC
AG30 VCC
AG29 VCC
AG28 VCC
AG27 VCC
AG26 VCC
AF35 VCC
AF34 VCC
AF33 VCC
AF32 VCC
AF31 VCC
AF30 VCC
AF29 VCC
AF28 VCC
AF27 VCC
AD35 VCC
AD34 VCC
AD33 VCC
AD32 VCC
AD31 VCC
AD30 VCC
AD29 VCC
AD28 VCC
AD27 VCC
AD26 VCC
AC35 VCC
AC34 VCC
AC33 VCC
AC32 VCC
AC31 VCC
AC30 VCC
AC29 VCC
AC28 VCC
AC27 VCC
AC26 VCC
AA35 VCC
AA34 VCC
AA33 VCC
AA32 VCC
AA31 VCC
AA30 VCC
AA29 VCC
AA28 VCC
AA27 VCC
AA26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
Y35 VCC
V34 VCC
V33 VCC
V32 VCC
V31 VCC
V30 VCC
V29 VCC
V28 VCC
V27 VCC
V26 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
R35 VCC
R34 VCC
R33 VCC
R32 VCC
R31 VCC
R30 VCC
R29 VCC
R28 VCC
R27 VCC
R26 VCC
P35 VCC
P34 VCC
P33 VCC
P32 VCC
P31 VCC
P30 VCC
P29 VCC
P28 VCC
P27 VCC
P26 VCC


CORE SUPPLY

SVID

SENSE LINES

PEG AND DDR

VCCIO AH13
VCCIO AH10
VCCIO AG10
VCCIO Y10
VCCIO U10
VCCIO P10
VCCIO J14
VCCIO J13
VCCIO J12
VCCIO J11
VCCIO H14
VCCIO H12
VCCIO H11
VCCIO G14
VCCIO G13
VCCIO G12
VCCIO F14
VCCIO F13
VCCIO F12
VCCIO E11
VCCIO E14
VCCIO E12
VCCIO D14
VCCIO D13
VCCIO D12
VCCIO D11
VCCIO C14
VCCIO C13
VCCIO C11
VCCIO B14
VCCIO B12
VCCIO A14
VCCIO A13
VCCIO A12
VCCIO A11
VCCIO J23



1D05V_VTT

1D05V_VTT

1D05V_VTT

R804 need to close to CPU

SB_0819

H_CPU_SVIDDAT_R R804

130R2F-1-GP

1D05V_VTT

VIDALERT#
VIDSLCK
VIDSOUT

AJ29 H_CPU_SVIDALRT# R803 1 43R2J-GP
AJ30 H_CPU_SVIDCLK R R805 1 2 0R0402-PAD
AJ28 H_CPU_SVIDDAT R R806 1 2 0R0402-PAD

VR_SVID_ALERT# 42
H_CPU_SVIDCLK 42
H_CPU_SVIDDAT 42

VCC_CORE

R801, R802 need to close to CPU

R801 100R2F-L1-GP-U

R802 100R2F-L1-GP-U

VCC_SENSE
VSS_SENSE

VCCIO_SENSE
VSSIO_SENSE

AJ35
AJ34

B10
A10

VCCSENSE 42
VSSSENSE 42

VCCIO_SENSE 45
VSSIO_SENSE 45


<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (VCC CORE)	
Size	Document Number	Rev		
Custom	LA470	-1		
Date	Thursday, December 16, 2010	Sheet	8	of 97



SANDY
62.10055.421
2ND = 62.10040.771

www.rosefix.com

[illegible]

SSID = CPU

www.rosefix.com



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size
A3

Document Number

LA470

Rev

-1

Date: Thursday, December 16, 2010

Sheet 10 of 97

www.rosefix.com

<Variant Name>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
XDP		
Size	Document Number	Rev
A3	LA470	-1
Date:	Thursday, December 16, 2010	Sheet 11 of 97

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470

Rev
-1

Date: Thursday, December 16, 2010

Sheet 12 of 97

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number


LA470

Rev
-1

Date: Thursday, December 16, 2010


Sheet 13 of 97

SSID = MEMORY

[illegible]

Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDR3-SODIMM2			
Size Custom	Document Number		Rev
	LA470		-1
Date:	Thursday, December 16, 2010		Sheet 15 of 97

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR3-SODIMM2

Size
A4


Document Number

LA470

Rev
-1



Date: Thursday, December 16, 2010

Sheet 16 of 97



Place near PCH


Close to PCH side



Cougar Point

Digital Display Interface

CRT



Impedance:90 ohm

Impedance:100 ohm

DDI Port B Detect:(SDVO_CTRL_DATA)
1: Port B detected
0: Port B not detected



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			PCH (LVDS/CRT/DDI)	
Size	Document Number	Rev		
A3	LA470	-1		
Date:	Thursday, December 16, 2010	Sheet	17	of 97

SSID = PCH







www.rosefix.com








A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT3#	Low = A16 swap override/Top-Block Swap Override enabled High = Default









BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)




COUGAR-GP-U2-NF





COUGAR-GP-U2-NF



COUGAR-GP-U2-NF



DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH



COUGAR-GP-U2-NF



USB Table

Pair	Device
0	X
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGE
9	USB Ext. port 2
10	USB Ext. port 3
11	Mini Card1 (WLAN)
12	CAMERA
13	X

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		PCH (PCI/USB/NVRAM)	
Size	Document Number	Rev	-1
A3	LA470		
Date:	Thursday, December 16, 2010	Sheet	18 of 97

SSID = PCH

www.josefix.com




4 DMI_RXN[3:0] <<<>>> BC24
4 DMI_RXN[3:0] <<<>>> BE20
4 DMI_RXN[3:0] <<<>>> BG18
4 DMI_RXN[3:0] <<<>>> BG20

4 DMI_RXN0 <<<>>> BE24
4 DMI_RXN1 <<<>>> BC20
4 DMI_RXN2 <<<>>> BJ18
4 DMI_RXN3 <<<>>> BJ20


4 DMI_TXN0 <<<>>> AW24
4 DMI_TXN1 <<<>>> AW20
4 DMI_TXN2 <<<>>> BB18
4 DMI_TXN3 <<<>>> BB20

4 DMI_TXP0 <<<>>> AY24
4 DMI_TXP1 <<<>>> AY20
4 DMI_TXP2 <<<>>> AU18
4 DMI_TXP3 <<<>>> AU18




























Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.




This signal has an internal pull-up resistor



System Power Management




www.rosefix.com




www.rosefix.com





www.rosefix.com



SSID = PCH

www.rosefix.com

PCH1H 8 OF 10		
H5	VSS	
AA17	VSS	AK38
AA2	VSS	AK4
AA3	VSS	AK42
AA33	VSS	AK46
AA34	VSS	AK8
AB11	VSS	AL16
AB14	VSS	AL17
AB39	VSS	AL19
AB4	VSS	AL2
AB43	VSS	AL21
AB5	VSS	AL23
AB7	VSS	AL26
AC19	VSS	AL27
AC2	VSS	AL31
AC21	VSS	AL33
AC24	VSS	AL34
AC33	VSS	AL48
AC34	VSS	AM11
AC48	VSS	AM14
AD10	VSS	AM36
AD11	VSS	AM39
AD12	VSS	AM43
AD13	VSS	AM45
AD19	VSS	AM46
AD24	VSS	AM7
AD26	VSS	AN2
AD27	VSS	AN29
AD33	VSS	AN3
AD34	VSS	AN31
AD36	VSS	AP12
AD37	VSS	AP19
AD38	VSS	AP28
AD39	VSS	AP30
AD4	VSS	AP32
AD40	VSS	AP38
AD42	VSS	AP4
AD43	VSS	AP42
AD45	VSS	AP46
AD46	VSS	AP8
AD8	VSS	AR2
AE2	VSS	AR48
AE3	VSS	AT11
AE10	VSS	AT13
AE12	VSS	AT18
AD14	VSS	AT22
AD16	VSS	AT26
AE16	VSS	AT28
AF19	VSS	AT30
AF24	VSS	AT32
AF26	VSS	AT34
AF27	VSS	AT39
AF29	VSS	AT42
AF31	VSS	AT46
AF38	VSS	AT7
AF4	VSS	AU24
AF42	VSS	AU30
AF46	VSS	AV16
AF5	VSS	AV20
AF7	VSS	AV24
AF8	VSS	AV30
AG19	VSS	AV38
AG2	VSS	AV4
AG31	VSS	AV43
AG48	VSS	AV8
AH11	VSS	AW14
AH3	VSS	AW18
AH36	VSS	AW2
AH39	VSS	AW22
AH40	VSS	AW26
AH42	VSS	AW28
AH46	VSS	AW32
AH7	VSS	AW34
AJ19	VSS	AW36
AJ21	VSS	AW40
AJ24	VSS	AW48
AJ33	VSS	AV11
AJ34	VSS	AY12
AK12	VSS	AY22
AK3	VSS	AY28

COUGAR-GP-U2-NF



PCH1I 9 OF 10

AY4	VSS	H46
AY42	VSS	K18
AY46	VSS	K26
AY8	VSS	K39
B11	VSS	K46
B16	VSS	K7
B19	VSS	L18
B23	VSS	L2
B27	VSS	L20
B31	VSS	L26
B35	VSS	L28
B39	VSS	L36
B7	VSS	L48
F45	VSS	M12
BB12	VSS	P16
BB16	VSS	M18
BB20	VSS	M22
BB22	VSS	M24
BB24	VSS	M30
BB28	VSS	M32
BB30	VSS	M34
BB38	VSS	M38
BB4	VSS	M4
BB46	VSS	M42
BC14	VSS	M46
BC18	VSS	M8
BC2	VSS	N18
BC22	VSS	P30
BC26	VSS	N47
BC32	VSS	P11
BC34	VSS	P18
BC36	VSS	T33
BC40	VSS	P40
BC42	VSS	P43
BC48	VSS	P47
BD46	VSS	P7
BD5	VSS	R2
BE22	VSS	R48
BE26	VSS	T12
BE40	VSS	T31
BF10	VSS	T37
BF12	VSS	T4
BF16	VSS	W34
BF19	VSS	T46
BF22	VSS	T47
BF24	VSS	T8
BF26	VSS	V11
BF28	VSS	V17
BD3	VSS	V26
BF30	VSS	V27
BF38	VSS	V29
BF40	VSS	V31
BF8	VSS	V36
BG17	VSS	V39
BG21	VSS	V43
BG33	VSS	V7
BG44	VSS	W17
BG8	VSS	W19
BH11	VSS	W2
BH15	VSS	W27
BH17	VSS	W48
BH19	VSS	Y12
H10	VSS	Y38
BH27	VSS	Y4
BH31	VSS	Y42
BH33	VSS	Y46
BH35	VSS	Y8
BH39	VSS	BG29
BH43	VSS	N24
BH7	VSS	AJ3
D3	VSS	AD47
D12	VSS	B43
D16	VSS	BE10
D18	VSS	BG41
D22	VSS	G14
D24	VSS	H16
D26	VSS	T36
D30	VSS	BG22
D32	VSS	BG24
D34	VSS	C22
D38	VSS	AP13
D42	VSS	M14
D6	VSS	AP3
E18	VSS	AP1
E26	VSS	BE16
G18	VSS	BC16
G20	VSS	BG28
G26	VSS	BJ28
G28	VSS	
G36	VSS	
G48	VSS	
H12	VSS	
H18	VSS	
H22	VSS	
H24	VSS	
H26	VSS	
H30	VSS	
H32	VSS	
H34	VSS	
F3	VSS	

Cougar Point

COUGAR-GP-U2-NF



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
PCH (VSS)			-1
Size	Document Number	Date: Thursday, December 16, 2010	
A3	LA470	Sheet	25 of 97

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4


Document Number

LA470

Rev
-1

Date: Thursday, December 16, 2010


Sheet 26 of 97



SSID = Thermal

www.Tosefix.com Thermal sensor

Close to PCH on top side.



between CPU, VGA and DIMM on bottom side

T8




CPU backside or inside the socket


CPU TEMP:

H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.


4 WIRE PWM Fan Control circuit



SB_0825



pin6, ALERT# OD
pin7, SYS_SHDN# OD



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
THERMAL SENSOR SMSC EMC2103			
Size	Document Number	Rev	
A3	LA470	-1	
Date: Thursday, December 16, 2010		Sheet 28	of 97

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio AMP

Size
A4

Document Number

LA470


Rev
-1

Date: Thursday, December 16, 2010

Sheet 30 of 97

25MHz XTAL

www.rosefix.com



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN RTL8111E

Size

Document Number

LA470

Rev

-1

Date: Thursday, December 16, 2010

Sheet 31 of 97

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470

Rev
-1

Date: Thursday, December 16, 2010

Sheet 33 of 97

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number


LA470

Rev
-1

Date: Thursday, December 16, 2010


Sheet 34 of 97

Power Sequence




```
SSID = Reset.Suspend
```

Run Power




1D5V_S0
MAX Current 3000 mA
Design Current 2100 mA
Total= 11.39A




Close to CPU


S3 Power Reduction Circuit Processor VREF_DQ Implementation




5 S3 Power Reduction X01 20091111




Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK




Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	ADAPTER		
Size	Document Number	Rev	
A3	LA470	-1	
Date:	Thursday, December 16, 2010	Sheet	37 of 97




JV10-CS

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DCIN JACK	
Size	Document Number LA470
Date: Thursday, December 16, 2010	Sheet 38 of 97




JV10-CS

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title BATT_CONN			
Size	Document Number	LA470	Rev -1
Date:	Thursday, December 16, 2010	Sheet 39	of 97



SSID = PWR.Plane.Regulator.v3p3v


www.rosefix.com



Title			
DC/DC CPU CORE1_NCP6131			
Size	Document Number		Rev
	LA470		.
Date:	Thursday, December 16, 2010	Sheet	42 of 97


DCBATOUT

DCBATOUT




緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




JV10-CS

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
DC/DC CPU CORE3_NCP6131			
Size	Document Number	LA470	Rev -1
Date:	Thursday, December 16, 2010	Sheet 44	of 97




JV10-CS

TPS51218 for 1D5V



RT9026 for 0D75V_S3




CADIZ-CP

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
TPS51128 1D5V & RT9026PFP-GP 0D75V


Size Document Number Rev

Date: Thursday, December 16, 2010 Sheet 46 of 97



JV10-CS

RT8208A for VCCSA




JV10-CS


SSID = VIDEO

www.rosefix.com


LVDS CONNECTOR




For EMI request
Close to LVDS connector




Panel BL brightness/Power En/BL En



CAMERA POWER



SSID = VIDEO




<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LCD Connector			
Size	Document Number	Rev	
A3	LA470	-1	
Date:	Thursday, December 16, 2010	Sheet	49 of 97




CRT DDCDATA & DDCCLK level shift



CRT Hsync & Vsync level shift



CRT RGB



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Connector

Size

Document Number

LA470

Rev

-1

Date: Thursday, December 16, 2010




Sheet 50 of 97

SSID = VIDEO




HDMI CONNECTOR

HDMI Passive Level Shifter

HDMI CONN



HDMI DDC Passive Level Shifter



(Blanking)

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

S-VIDEO

Size
A4

Document Number

LA470

Rev
-1

Date: Thursday, December 16, 2010

Sheet 53 of 97

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470

Rev
-1


Date: Thursday, December 16, 2010

Sheet 54 of 97

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP

Size
A4

Document Number

LA470

Rev
-1


Date: Thursday, December 16, 2010

Sheet 55 of 97


SSID = SATA

www.rosefix.com

SATA HDD Connector




ODD Connector



SUPPORT ZERO SATA ODD

SATA Zero Power ODD








Current limit
Active High
typ =>2A

<Variant Name>

緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD/ODD			
Size	Document Number	Rev	
A3	LA470	-1	
Date:	Thursday, December 16, 2010	Sheet	56 of 97


Support 2A
F5334B 7.8 5 GP
6
5V_L 3B0 S3





INTERNAL STEREO SPEAKERS

Port G





<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
MIC/SPEAKER/AUDIO JACK			-1
Size A2	Document Number LA470		
Date: Thursday, December 15, 2010		Sheet: 58	of 57

LAN Connector


FOR CO-LAY GIGA Lan Transformer




SSID = Flash ROM

www.rosefix.com

SPI FLASH ROM (4M byte) for PCH



SSID = RBATT



<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Flash/RTC
Size	Document Number	Rev	-1
A3	LA470		
Date:	Thursday, December 16, 2010	Sheet	60 of 97


SSID = USB

www.rosefix.com


IO Board USB Power



Sub-USB Board Power




(Blanking)

<Variant Name>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB 3.0 Port			
Size A3	Document Number LA470		Rev -1
Date: Thursday, December 16, 2010	Sheet	62	of 97

www.rosefix.com

Bluetooth Module



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth

Size
A4

Document Number

LA470

Rev
1

-1


Date: Thursday, December 16, 2010

Sheet 63 of 97



release www.rosefix.com

Mini Card Connector(802.11a/b/g/n)



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINICARD(WLAN)/ITP CONN

Size

Document Number

A3

LA470

Date: Thursday, December 16, 2010

Sheet 65 of 97

Rev




10

97

SSID = Wireless

Mini Card Connector(WWAN)

Place near MINI Card CONN



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			WWAN Connector
Size	Document Number	Rev	-1
A3	LA470		
Date:	Thursday, December 16, 2010	Sheet	66 of 97

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number


LA470

Rev
-1

Date: Thursday, December 16, 2010

Sheet 67 of 97

The top diagram shows the connection for the 3D3V_S5_OLED module. It features a 3D3V_S5_O input connected to pin 1 of the OR2J-2-GP module, and a 5V_S5_O input connected to pin 2. The output of the module is connected to the 3D3V_S5_OLED module. The bottom diagram shows the connection for the 3D3V_S0_LED module. It features a 3D3V_S0_O input connected to pin 1 of the OR2J-2-GP module, and a 5V_S0_O input connected to pin 2. The output of the module is connected to the 3D3V_S0_LED module.



CHARGER LED ORG

27 CHARGE_LED >> 1

CHARGE_LED#Q

CHARGE_LED#R

ORG

LED+ LED-

LED-0-16-GP-U

83.00190.Z70

DTC143ZUB-G

84.00143.G1K

10K

10K

10K

3.3V

GND

CHARGE_LED#Q

CHARGE_LED#R




LED+ LED-

LED-0-16-GP-U

83.00190.Z70

DTC143ZUB-G


84.00143.G1K



SSID = KBC

www.rosefix.com

Internal KeyBoard Connector




20100705

* Membrane Pin Out Top View :

PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8


SSID = Touch.Pad



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Key Board/Touch Pad		
Size	Document Number	Rev	
A3	LA470	-1	
Date:	Thursday, December 16, 2010	Sheet	69 of 97



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4


Document Number

LA470

Rev
-1

Date: Thursday, December 16, 2010

Sheet 70 of 97



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

LA470

Rev
-1

Date: Thursday, December 16, 2010

Sheet 71 of 97

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

LA470

Rev

-1

Date: Thursday, December 16, 2010

Sheet 72 of 97

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

LA470

Rev

-1

Date: Thursday, December 16, 2010

Sheet 73 of 97

www.rosefix.com

<Variant Name>

<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
New Card		
Size	Document Number	Rev
A3	LA470	-1
Date:	Thursday, December 16, 2010	Sheet 75 of 97

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470

Rev
-1

Date: Thursday, December 16, 2010

Sheet 76 of 97

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470

Rev
-1

Date: Thursday, December 16, 2010

Sheet 77 of 97

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number


LA470

Rev
-1

Date: Thursday, December 16, 2010

Sheet 78 of 97


G-Sensor



STMicro LIS34AL: 74.00034.0BZ
ADXL335 : 74.00335.0BZ

Layout Comment :

- (1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.
- (2) Avoid routing under DCDC switching area.



	ADXL322	
	LIS244AL	No Accel
	LIS34AL	
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

G-Sensor

Size

Document Number

LA470

Rev

-1

Date: Thursday, December 16, 2010

Sheet 79 of 97

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470

Rev
-1

Date: Thursday, December 16, 2010

Sheet 80 of 97

(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LA470

Rev
-1




Date: Thursday, December 16, 2010

Sheet 81 of 97

IO Board CONN 80 pin


www.rosefix.com

USB1







Mars:
Exchange ODD and ESATA differential pair each other.

USB Board CONN.



I/O Board CONN.







<Variant Name>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

IO Board Connector		
Title	Document Number	Rev
Size A3	LA470	-1
Date: Thursday, December 16, 2010	Sheet 82 of 97	







HDMI Interface



<Core Design>

緯創資通 Wistron Corporation	
21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsuehshu, Taipei Hsien 221, Taiwan, R.O.C.	
Title N12P-Q1/Q3 (2/6): DIGITAL OUT	
Size A2	Document Number LA470
Date: Thursday, December 18, 2010	Sheet 84 of 97





P-State	N12P-GE	N12P-GV	N12M-GS	
NRVWD Boot Voltage	0.95V	0.85V	0.85V	
R8636	Stuff	DY	DY	
R8637	DY	Stuff	Stuff	
R8638	DY	DY	DY	
R8639	Stuff	Stuff	Stuff	



	HYNIX 128Mx16 0110	SAMSUNG 128Mx16 0111	HYNIX 64Mx16 0010	Samsung 64Mx16 0011
900MHz 800MHz	72.52G63.A0U 72.52G63.00U	72.42164.D0U 72.42164.C0U	72.51G63.H0U 72.51G63.C0U	72.41164.I0U 72.41164.H0U
ROM_SI PD R8627	34.8Kohm 64.34825.6DL	45.3Kohm 64.45325.6DL	15.5Kohm 64.15025.6DL	20Kohm 64.20025.6DL





Should be placed near GEX



LOGIC




STRAP1	R8632
--------	-------




<Core Design>

緯創資通 Wistron Corporation
21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
N12P-Q1/Q3 (5/6): POWER			
Size	Document Number		Rev
A2	LA470		-1
Date:	Thursday, December 16, 2010	Sheet 87 of	97




FB CMD mapping Mode D-N12x






VIDEO FRAME BUFFER PORT A

<Core Design>			
緯創資通		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsueh, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
VRAM CHANNEL-A			
Size	Document Number		Rev
A2	LA470		-1
Date: Thursday, December 18, 2010 Sheet 88 of 97			



FB CMD mapping Mode D-N12x



VIDEO FRAME BUFFER PORT A



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsueh-shan,
Taipei Hsien 221, Taiwan, R.O.C.

Title VRAM CHANNEL-A

Size A2 Document Number LA470 Rev -1


Date: Thursday, December 18, 2010 Sheet 89 of 97



DG requires 4x0.1uF and 8x1.0uF per VRAM chip


VIDEO FRAME BUFFER PORT C

Wistron Corporation			
21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsueh, Taipei Hsien 221, Taiwan, R.O.C.			
VRAM CHANNEL-C			
Size	Document Number	LA470	Rev -1
Date	Thursday, December 18, 2010	Sheet 90	of 97



CLOSE TO THE MEMORY

FOR VRAM8



CLOSE TO THE MEMORY

20100702_Change to Mode E

20100702_Change to Mode E

&ltCore Design>

Title	VRAM CHANNEL-C
-------	-----------------------

A2	LA470	-1
Date: Thursday, December 16, 2010	Sheet 01 of 07	


BZNM	FIDUCIARY MANAGEMENT	TRUSTEES	SECRET	SECRET
E				



P-State	PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
P8 & P12	L	L	0.85V
ES	L	H	0.90V
P0(Hot)	H	L	0.95V
P0(Cold)	H	H	1.00V


```
Frequency setting
470K  -->165KHz
200K  -->323KHz
100K  -->500KHz
```


+3VS to 3.3V_DELAY Transfer




20100707

+3VS to 1.8V Transfer



1D8V_S0_NV = IFPA_IOVDD & IFPB_IOVDD, it should be the latest ramp up rail.

1D5V_VGA_S0



(Blanking)

(Blanking)

www.rosefix.com

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TOUCH PANEL

Size
A4

Document Number

LA470



Rev
-1

Date: Thursday, December 16, 2010



Sheet 96 of 97

CPU Plate


VGA Std-Off



Structure boss







Check test point



Test Point放在Dimm Door打開可量測處

MiniPCI Std-Off



For Discharge