

Model : L53II0

PCB P/N:37GL53010-C1  
PCBA P/N:82GL53010-C1

## Intel Merom CPU + 965GM + ICH8-M Chipset

PG01 INDEX  
PG02 SYSTEM BLOCK DIAGRAM  
PG03 POWER DIAGRAM & SEQUENCE  
PG04 GPIO & POWER CONSUMPTION  
PG05 CPU Merom-1/2  
PG06 CPU Merom-2/2  
PG07 CLOCK GEN ICS 9LPRS365  
PG08 NB HOST -1/5  
PG09 NB VGA\_PCIEXPR-2/5  
PG10 NB DDR\_MEM SYSTEM-3/5  
PG11 NB POWER-4/5  
PG12 NB VSS\_NCTF-5/5  
PG13 DDR2 SODIMM  
PG14 Termination / SMP-II  
PG15 LCD&S-VDIO&CRT&WEBCAM&BLUET  
PG16 ICH8-CPU/STAT/IDE -1/3  
PG17 ICH8-IO/GPIO/USB/SYS -2/3  
PG18 ICH8-POWER -3/3  
PG19 Mini card/ODD/SATA Con/FAN  
PG20 GL827 Card Reader  
PG21 3G/DEBUG/NEW Card /USB Con  
PG22 AUDIO/LED/SW BD/TP CON/BIOS  
PG23 10\_100M LAN RTL8101E  
PG24 EC-IT8512E  
PG25 SYSTEM POWER (MAX8734A)  
PG26 1.5VS/1.05V/0.9V\_DDR2  
PG27 GFX CORE ( OZ827)  
PG28 CPU CORE(ISL6261)  
PG29 +1.8V(OZ811)  
PG30 BATT IN / Charger  
PG31 VCC SW / VIN SW  
PG32 Appendix A. Ver. History

### L53II0 M/B and Daughter P/N LIST:

82GL53010-C1 37GL53010-C1	MAIN BOARD ASSY L53II0 REV:C1 PCB MAIN BD FOR L53II0 REV:C1
80G2L7020-C0 35G2L5020-C0	AUDIO BD ASSY FOR L50II REV:C PCB AUDIO BD FOR L50II REV:C
80G8L5000-C0 35G8L5000-C0	TOUCHPAD BD FOR L50RI0 REV:C PCB TOUCHPAD BD FOR L50RI0 REV:C
80G9L5000-C0 35G9L5000-C0	MODEM BD FOR L50RI0 REV:C PCB MODEM BD FOR L50RI0 REV:C
80G5L5000-C0 35G5L5000-C0	SWITCH BD FOR L50RI0 REV:C PCB SWITCH BD FOR L50RI0 REV:C
80GPL5000-C0 35GPL5000-C0	ODD BD FOR L50RI0 REV:C PCB ODD BD FOR L50RI0 REV:C
80GJL5100-B0 35GJL5100-B0	3G BD FOR L50AI0 REV:B0 PCB 3G BD FOR L50AI0 REV:B0
80GYL5310-A0 35GYL5310-A0	IR BD FOR L50IIX REV:A PCB IR BD FOR L53IIX VER:A

### PCB STACK UP

LAYER1:TOP  
LAYER2:GND  
LAYER3:IN1  
LAYER4:IN2  
LAYER5:GND1  
LAYER6:IN3  
LAYER7:VCC  
LAYER8:BOT

### L53II0 M/B Affiliated FFC/Cable P/N LIST:

80G2L7020-C0	AUDIO BD ASSY FOR L50II REV:C		
1st	29GL50041-00	FFC AUDIO L50 HB	To
2nd	29GL50041-10	FFC AUDIO L50 JH	Mother
3rd	29GL50041-20	FFC AUDIO L50 HF	board
1st	29GL50080-00	CABLE SPK 4 OHM 28N04E2 L50 FG	To
2nd	29GL50085-00	CABLE SPK HB28C 4O1.5W M.S.	Audio board

80G8L5000-C0	TOUCHPAD BD FOR L50RI0 R:C		
1st	29GL50040-00	FFC BT MB L50 HB	To
2nd	29GL50040-10	FFC BT MB L50 JH	Mother
3rd	29GL50040-20	FFC BT MB L50 HF	board
1st	29GL50043-00	FFC TP BT L50 HB	To
2nd	29GL50043-10	FFC TP BT L50 JH	Mouse
3rd	29GL50043-20	FFC TP BT L50 HF	board

80G9L5000-C0	MODEM BD FOR L50RI0 R:C		
1st	29GL50082-00	CABLE MDC L50 HL	To
2nd	29GL50082-10	CABLE MDC L50 CMI	Mother
3rd	29GL50082-20	CABLE MDC L50 FVC	board

80GPL5000-C0	SWITCH BD ASSY L50RI0 VER:C		
1st	29GL50042-00	FFC SWITCH L50 HB	To
2nd	29GL50042-10	FFC SWITCH L50 JH	Mother
3rd	29GL50042-20	FFC SWITCH L50 HF	board

80GJL5100-B0	3G BD FOR L50AI0 REV:B0		
1st	29GL51083-10	CABLE FOR 3G BD HL L51A/RI	To
2nd			Mother
3rd			board



80GYL5310-A0	IR BD ASSY L53II0 VER:A		
1st	29GL51083-10		To
			Mother
			board

WEBCAM			
1st			To
			Mother
			board


BLUETOOTH			
1st			To
			Mother
			board

# L53IIX

## SYSTEM BLOCK DIAGRAM



POWER BLOCK DIAGRAM



+1.8V

APL5912





+1.25VS/3A

+1.8V

EU7171

+0.9V/2A

Signal	+*VA	+*V	+*VS	CLOCKs
State				
S0(FULL ON)/M0	ON	ON	ON	ON
S3(Suspend to RAM)/M1	ON	ON	OFF	ON
S4(Suspend to DISK)/M1	ON	ON	OFF	ON
S5(Soft OFF)/M1	ON	ON	OFF	ON



ICH8-M GPIO	
GPIO0	PM_BM_BUSY#
GPIO1	EC_EXTSMI#
GPIO2	INT_PIRQ#
GPIO3	INT_PIRQF#
GPIO4	INT_PIRQG#
GPIO5	INT_PIRQH#
GPIO6	BIOS_REC
GPIO7	<b>NC</b>
GPIO8	BT_ON
GPIO9	WOL_EN Pull low 100K
GPIO10	<b>Pull high 8.2k</b>
GPIO11	SMB_ALERT#
GPIO12	LAN_PHYPC
GPIO13	<b>NC</b>
GPIO14	<b>Pull high 8.2k</b>
GPIO15	PM_STPPCI#
GPIO16	PM_DPRSPLPVR
GPIO17	<b>NC</b>
GPIO18	GPIO18
GPIO19	SATA1GP
GPIO20	GPIO20
GPIO21	SATA0GP
GPIO22	<b>NC</b>
GPIO23	<b>N.C</b>
GPIO24	CRB_SV_DET
GPIO25	PM_STPCPU#
GPIO26	PM_SLP_S4_STATE#
GPIO27	<b>N.C</b> (QRT_STATE0)
GPIO28	<b>N.C</b> (QRT_STATE1)
GPIO29	USB_OC#5
GPIO30	USB_OC#6
GPIO31	USB_OC#7
GPIO32	PM_RSMRUN#
GPIO33	HDA_DOCK_EN#
GPIO34	<b>N.C</b>
GPIO35	CLK_SATA_OE#
GPIO36	SATA2GP
GPIO37	SATA3GP
GPIO38	ODD_DET
GPIO39	ICH_GPIO39
GPIO40	USB_OC#1
GPIO41	USB_OC#2
GPIO42	USB_OC#3
GPIO43	USB_OC#4
GPIO48	MFG_MODE
GPIO49	H_PWRGD
GPIO50	PCI_REQ#1
GPIO51	PCI_GNT#1
GPIO52	PCI_REQ#2
GPIO53	PCI_GNT#2
GPIO54	PCI_REQ#3
GPIO55	PCI_GNT#3
GPIO(44 ~ 47 )	<b>NA</b>

ITE8512E GPIO Pin Definition list	
GPA0	BTL_BEEP
GPA1	RF_OFF#
GPA2	EC_VID2
GPA3	EC_VID3
GPA4	EC_VID4
GPA5	EC_VID5
GPA6	SMP_100MV_EN#
GPA7	SMP_50MV_EN#
GPB0	LED_PWR
GPB1	+3.3V_ON
GPB2	LED_RF
GPB3	SMB_CLK_BAT
GPB4	SMB_DATA_BAT
GPB5	H_A20GATE
GPB6	H_RCIN#
GPB7	MUTE_AMP#
GPC0	IR_RX
GPC1	SMB_CLK_EC_GEN
GPC2	SMB_DATA_EC_GEN
GPC3	SMP2_EN#
GPC4	PWR_KEEP
GPC5	EC_SKIP
GPC6	SB-PWRBTN#
GPC7	DDR_V_SW#
GPD0	AC_IN
GPD1	H_PROCHOT_EC#
GPD2	PLT_RST#
GPD3	ECSCI#
GPD4	3G_ON
GPD5	EC_GPCF3
GPD6	FAN_SPEED#
GPD7	RF_SW_ON#
GPE0	PM_RSMRST#
GPE1	PM_PWROK_SB
GPE2	PGD_IN
GPE3	INTERNET#
GPE4	PWR_SW
GPE5	CHR_R
GPE6	CHR_G
GPE7	NEWCARD_PWRON
GPF0	SILENT_ON#
GPF1	LED_CAP
GPF2	LED_NUM
GPF3	SILENT_LED
GPF4	PS2_CLK_TP
GPF5	PS2_DATA_TP
GPF6	NEWCARD_PERST#
GPF7	NEWCARD_CPPE#
GPH0	+CPU_CORE_ON
GPH1	+1.05VS_ON
GPH2	+1.5VS_ON
GPH3	+3.3VS_ON
GPH4	+5VS_ON
GPH5	+1.8V_ON
GPH6	+1.25VS_ON
GPG1	+5V_ON
ADC0/GP10	BATT_TEMP
ADC1/GP11	ADAPTOR_I
ADC2/GP12	BAT_I
ADC3/GP13	BAT_V
ADC4/GP14	PM_SLP_S4#
ADC5/GP15	PM_SLP_S3#
ADC6/GP16	EC_CPU_200MHz
ADC7/GP17	WEBCAM_SW

ITE8512E GPIO Pin Definition list	
DAC0/GP00	BRIGHTNESS
DAC0/GP01	CHG_I
DAC0/GP02	FAN_CTRL0
DAC0/GP03	CHG_ON
DAC0/GP04	SENBAT_V
DAC0/GP05	CHG_V

ITE8512E KB Matrlk interface	
KS10/STB#	KB_SIN0
KS11/AFD#	KB_SIN1
KS10/STB#	KB_SIN2
KS13BLIN#	KB_SIN3
KS14	KB_SIN4
KS15	KB_SIN5
KS16	KB_SIN6
KS17	KB_SIN7
KS00/PD0	KB_SOUT0
KS01/PD1	KB_SOUT1
KS02/PD2	KB_SOUT2
KS02/PD3	KB_SOUT3
KS02/PD4	KB_SOUT4
KS02/PD5	KB_SOUT5
KS02/PD6	KB_SOUT6
KS02/PD7	KB_SOUT7
KS08/ACK#	KB_SOUT8
KS09/BUSY	KB_SOUT9
KS010/PR	KB_SOUT10
KS011/ERR#	KB_SOUT11
KS012/SLCT	KB_SOUT12
KS013	KB_SOUT13
KS014	KB_SOUT14
KS015	KB_SOUT15

ITE8512E SPI Flash ROM interface	
FLFRAME#/GP02	FLFRAME#
FLAD0/SCE#	SPI_CE#
FLAD1/S1	SPI_DIN
FLAD2/S2	SPI_DOUT
FLAD3/GPG6	<b>N.C</b>
FLCLK/SCK	SPI_CLK
FLRST#/WU17 /RG20/TW	<b>N.C</b>

ITE8512E System & LPC Bus	
LAD0	LPC_AD0
LAD1	LPC_AD1
LAD2	LPC_AD2
LAD3	LPC_AD3
SERIRQ	INT_SERIRQ
LFRAME#	LPC_FRAME#
LPCLK	CLK_PCI_LPC
WRST#	LRST#

ITE8512E Clock	
CK32K	EC32KI
CK32KE	EC32KO

ITE8512E Power	
VSTBY0	+3.3VA
VSTBY1	+3.3VA
VSTBY2	+3.3VA
VSTBY3	+3.3VA
VSTBY4	+3.3VA
VSTBY5	+3.3VA
VBAT	+3.3VA
AVCC	+3.3VA
VCC	+3.3VS

ITE8512E GND	
AVSS	EC-AVSS-75
VSS0	GND
VSS1	GND
VSS2	GND
VSS3	GND
VSS4	GND
VSS5	GND
VSS6	GND

965-GM GPIO	
GPIO0	MCH_BSEL0
GPIO1	MCH_BSEL1
GPIO2	MCH_BSEL2
GPIO3	<b>N.C</b>
GPIO4	<b>N.C</b>
GPIO5	CFG5(DMIX2 selction)
GPIO6	<b>N.C</b>
GPIO7	<b>N.C</b>
GPIO8	<b>N.C</b>
GPIO9	CFG9(PCIe Lane)
GPIO10	<b>N.C</b>
GPIO11	<b>N.C</b>
GPIO12	CFG12(XOR / ALLZ / Clock Un-gating)
GPIO13	CFG13(XOR / ALLZ / Clock Un-gating)
GPIO14	<b>N.C</b>
GPIO15	<b>N.C</b>
GPIO16	CFG16(FSB Dynamic ODT)
GPIO17	<b>N.C</b>
GPIO18	CFG18(NAPA design)
GPIO19	CFG19(DMI lane Reversal)
GPIO20	CFG20(SDVO/PCIe Concurrent Operation)

1. CFG0 ~ CFG2 Host clock frequency initial

CFG0	CFG1	CFG2	Host Clock Frequency
0	1	0	800
1	1	0	667

2. CFG5 DMIX2 selection

DMIX2 selection	
CFG5	Low = DMI*2 High = DMI*4 (default)

3. CFG\_9 PCIe Lane

PCIe Lane	
CFG9	Low = Reverse Lane (default) High = Normal

CFG17[3] have internal pullup ressiostors.

4. CFG\_12 ~ CFG\_13

XOR / ALLZ / Clock Un-gating		
CFG12	CFG13	Configuration
0	0	Clock Gating Disabled
0	1	XOR Mode Enabled
1	0	All-2 Mode Enabled
1	1	Normal Operation (Default)

5. CFG\_16 FSB Dynamic ODT

FSB Dynamic ODT	
CFG16	Low = Dynamic ODT Disabled High = Dynamic ODT Enabled(default)

6. CFG\_18 NAPA design

CFG18	Low = 1.05V (VCC Select) High = 1.5V
-------	---

NAPA design

7. CFG\_19 DMI lane Reversal

DMI lane Reversal	
CFG19	0 = normal (default) 1 = Reversed

8. CFG\_20 SDVO/PCIe Concurrent operation

CFG20	
(SDVO/PCIe Concurrent Operation)	
b = Only SDVO or PCIe x1 is operational (default)	
a = SDVO and PCIe x1 are operating simultaneously via the PEG port	

INT\_PIRQA# :NC  
INT\_PIRQB# :NC  
INT\_PIRQC# :NC  
INT\_PIRQD# :NC

PCI\_REQ#0 : NC  
PCI\_REQ#1 : NC  
PCI\_REQ#2 : NC  
PCI\_REQ#3 : NC

PCI\_GNT#0 : NC  
PCI\_GNT#1 : NC  
PCI\_GNT#2 : NC  
PCI\_GNT#3 : NC

Merom CPU				
	CPU CORE(V)	ICC(A)	W	TEMP(°C)
IMVP-6+	1.25	44.0	46.2	

Crestline			
VCC	ICC(mA)	W	TEMP(°C)
+3.3VS	340	1.122	105
+1.8V	3800	6.84	
+1.5VS	130	0.195	
+1.25VS	2440	3.05	
+1.05VS	4140	4.347	
+0.9V	30	0.27	
GFX_CORE	7700	8.085	

ICH8-M			
VCC	ICC(mA)	mW	TEMP(°C)
+5V	2	10	70
+5VS	1	5	
+3.3VA	230	756	
+3.3VS	330	1089	
+1.5VS	2400	3600	
+1.25V	5	6.25	
+1.05V	1131	1187.55	

ITE8512E			
VCC	ICC(mA)	W	TEMP(°C)
+3.3VA	300	1	70

CLOCK GENERATOR			
VCC	ICC(mA)	mW	TEMP(°C)
+3.3VS	270	891	70

ADM1032			
VCC	ICC	mW	TEMP(°C)
+3.3VS	170uA	0.56	150





GL827			
VCC	ICC(mA)	mW	TEMP(°C)
+5VS	170	561	70

RTL8101E			
VCC	ICC(mA)	mW	TEMP(°C)
+3.3V	238	785.4	80
+1.8V	153	275.4	
+1.5V	77	115.5	






ECS COMPUTER CORP.

Title			
GPIO & POWER CONSU			
Size	Document Number	Rev	C1
	3774		
	Custom		
L53IHX			
Date	Tuesday, February 27, 2007		Sheet 4 of 34







	BSEL2	BSEL1	BSEL0	MHZ
PSB800	0	1	0	200
PSB667	0	1	1	166
PSB533				133





QT1608GRL600 = 200mA  
 QT1608RL120 = 200mA  
 QT1608RL600 = 200 mA  
 QT1608RL030 = 500mA  
 QT1608RL060 = 500mA









**Reserved FOR EMI**

C584	10p	CLK MCH_BCLK
C583	10p	CLK MCH_BCLK#
C298	10p	GCLK
C299	10p	GCLK#
C582	10p	CLK DMI_ICH
C581	10p	CLK DMI_ICH#
C291	10p	CLK USB48
C271	10p	CLK ICH14
C287	10p	CLK PCI_LPC
C304	10p	CLK Debug BD
C306	10p	SB-PCI CLK

	BSEL2	BSEL1	BSEL0	CPU	PCI	PCI-E
PSB800	0	1	0	200	33	100
PSB667	0	1	1	166		





$C_e = 2 * CL - (C_s + C_1)$   
 $CL = \text{Crystal Load Cap} = 20P$   
 $C_i = \text{IC internal Cap} = 5P$   
 $C_s = 2P$   
 $C_e = \text{Crystal external Cap} = 33P$



Note : sliegs SLG8SP512T is Pin to Pin with ICS 9LPRS365

O/P	From	CLK REQ
SRC0	DOT96	C
SRC1	MCH_GCLK	B
SRC2	ICH_SATA	A
SRC3	Control C,D NO USE	
SRC4	MCH_GCLK	D
SRC6	DMI_ICH	E
SRC7	Control E,F	
SRC8	GLAN	F
SRC9	NEWCARD	G
SRC10	MINICARD	H
SRC11	Control G,H	










GCLK => PCI-E & DMI (100MHZ)  
DREFCLK => Display PLLA (nun- ss 96MHZ)  
DRESSFCLK => Display LVDS PLLB ( ss 100MHZ)



CFG0	CFG1	CFG2	Host Clock Frequency
0	1	0	800
1	1	0	667

CFG0	CFG1	CFG2	Host Clock Frequency
0	1	0	800
1	1	0	667

CFG0	CFG1	CFG2	Host Clock Frequency
0	1	0	800
1	1	0	667


CFG0	CFG1	CFG2	Host Clock Frequency
0	1	0	800
1	1	0	667

CFG0	CFG1	CFG2	Host Clock Frequency
0	1	0	800
1	1	0	667

13 MA\_DQ[63:0]




DDR SYSTEM MEMORY A




MA\_BA[2:0] 13,14  
MA\_CAS# 13,14  
MA\_DM[7:0] 13  
MA\_DQS[7:0] 13  
MA\_DQS#[7:0] 13  
MAA\_A[14:0] 13,14  
MA\_RAS# 13,14  
MA\_WE# 13,14


13 MB\_DQ[63:0]



DDR SYSTEM MEMORY B





MB\_BA[2:0] 13,14  
MB\_CAS# 13,14  
MB\_DM[7:0] 13  
MB\_DQS[7:0] 13  
MB\_DQS#[7:0] 13  
MBA\_A[14:0] 13,14  
MB\_RAS# 13,14  
MB\_WE# 13,14





VSS

U14J  
CrestLine


















## RTC Circuitry











**Sample on FWOK rise edge**

PCI_GNT0	SPI_CS#	BOOT BIOS LOCATION
0	1	SPI
1	0	PCI
1	1	LPC (DEFAULT)

Strap SPKR 1:Normal  
0:No Reboot Mode

PCI GNT#0 R504 \*1K  
SPI\_CS# R498 \*1K









0 = A16 Swap override enabled  
1 = default



			L53II	L53RI
			DSB0	on board COM0
			DSB1	NEW CARD
	L53II	L53RI	DSB2	MINI CARD1
PCIE 0	NEW CARD	NEW CARD	DSB3	30 MODULE ext board COM9
PCIE 1	miniCARD0	miniCARD1	DSB4	
PCIE 2	No	No	DSB5	BUFFBOARD
PCIE 3	No	No	DSB6	ext board COM19
PCIE 4	No	No	DSB7	WEBCAM GL27
PCIE 5	No	No	DSB8	Cv4/cv4pad
PCIE 6	No	No	DSB9	








Source clock selection



Freq.	R697	R700
12MHz	NC	NC
12MHz	NC	10K
48MHz	10K	NC













R659 is only used for RTL8111C application.  
For RTL8111B/8101E remove R659.

For RTL8111B/8101E application.




Reserved for RTL8111C application.

R665 value should be 2.49K (1%) for 8111B/8111C application  
R665 should be 2.0K(1%) for 8101E application














Throttling temp.  
105 degree C  
Close to Phase 1 Inductor

- 5 H\_PSI#
- 25 PGD\_IN
- 14 CPU\_VID0
- 14 CPU\_VID1
- 14 CPU\_VID2
- 14 CPU\_VID3
- 14 CPU\_VID4
- 14 CPU\_VID5
- 14 CPU\_VID6
- 25 +CPU\_CORE\_ON
- 9,17 PM DPRSLPVR
- 5,9,16 H DPRSTP#
- 17 VCORE\_CLK\_EN#











MAX8744 standby current : 65 ~ 120 uA  
MAX8744 idle power : 3.5mW ~ 4.5mW




FSEL SWITCHING FREQUENCY (kHz)	
LDO5	500
REF	300
GND	200

EC_SKIP Select Table					
EC_SKIP	S0	S1	S3	S4	S5
Adapter	Low	High	High	Low	Low
Battery	Low	Low	Low	Low	Low

High = Enable MAX8744 normal idle-mode (pulse-skipping).  
Low = Enable MAX8744 ultrasonic mode (pulse skipping, 25kHz min).



L53II POWER ON SEQUENCE



L53IIX change list:

Sch Rev.	PCB Rev.	Data	Symbol	REVISION DESCRIPTION
	37GL53010-A0	2006/11/26	modify A	1. Change R453/R454/R455/R456/R457/R458/R448/R467/R461/R563/R131/R132/R130 Pull up power +3.3VA to +3.3V(Page 17) 2. Change D4 Pull up power +3.3VA to +3.3V (Page.18) 3. Change R446 Pull up power +3.3V to +3.3VS (Page.17) 4. Change R133 9.2K to NA,R216,R258 4.7K to NA.(Page 17) 5. Change R477 10R to NA,R703 mount to 10R.(Page 18) 6. Change R16 mount to 30K.(Page9) 7. Change PR119,PR113 to NA.(Page25).for Watch DOG use. 8. Change U12 value 74HC1G00 to NC7SZ00PSX.(Page22)
		2006/11/26	modify B	1. Del R67 for net H_FERR#(Page 16)
		2006/11/28	modify C	1. Change R15 NA to 100K.(Page 9) 2. Change PR161 30K to NA.(Page 27)
		2006/11/29	modify D	1. Change R45 0R to NA.(Page 9)
		2006/12/01	modify E	1. Change R664 mount to 0R.(Page23)
		2006/12/05	modify F	1. Change C403 4.7u/10V/XSR 0805 to 33uF6.3V_B2.(Page 19) 2. Change R14 *10K to *100K.(Page19) 3. Change U2,U3 74AHC1G08DCKR to *100K.(Page15)