

First International Computer, Inc

Portable Computer Group HW Department

Board name : MotherBoard Schematic

Project : PTT40TF

Version : 0.4

Initial Date : Jul 06 , 2007

1. Schematic Page Description :
2. PCI & IRQ & DMA Description :
3. Block Diagram :
4. Nat name Description :
5. Board Stack up Description :
6. Schematic modify Item and History :
7. power on & off & S3 Sequence :
8. Layout Guideline :
9. switch setting


Manager Sign by: AVERY

Drawing by : Tom Lin

Total confirm by: CC_TSAO

LAN Circuit check by:

Audio Circuit check by:

		First International Computer, Inc. SFL NO.300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751	
		Confidential	
Title PTT40TF>AMD+RS690M+SB600+M71S			
Size	Document Number	Rev	
C	Title	0.4	
Date: Wednesday, July 18, 2007		Sheet	1 of 60

1. Schematic Page Description :

1. Title

2. Schematic Page Description

3. Block Diagram

4. ANNOTATIONS

5. Schematic Modify

6. Timing Diagram

7. DDRII Layout Guideline

8. AMD S1 HT (1/3)

9. AMD S1 DDR2 (2/3)

10. AMD S1 POWER (3/3)

11. CPU Thermal

12. DDRII SDRAM SO-DIMMO

13. DDRII SDRAM SO-DIMM1

14. ATI RS690M HT (1/4)

15. ATI RS690M PCI-E (2/4)

16. ATI RS690M VIDEO (3/4)

17. ATI RS690M POWER (4/4)

18. ATI SB600 PCI / LPC (1/4)
19. ATI SB600 SATA / PATA (2/4)

20. ATI SB600 USB / AZALIA (3/4)

21. ATI SB600 POWER (4/4)

22. CPU POWER OK & NB PWRGD

23. CLOCK Generatot

24. Reset Circuit

25. Screw Hole

26. SPI & BIOS

27. ATI M71-S PCI-E / LVDS (1/4)

28. ATI M71-S VIDEO (2/4)

29. ATI M71-S MEM CHANEL (3/4)

30. ATI M71-S POWER BUS (1/4)

31. GDDRII

32. VGA SWITCH

33. LCD CNN

34. CRT CNN

35. S-VIDEO CNN

36. INT KB / LID / GP / SW CNN
37. SATA / IDE CNN

38. DIP SW / LED / READING LAMP

39. USB CNN

40. New Card (Express Card)

41. PCI-E GIGA LAN 88E8055

42. TRANSFORMER

43. AU6371 (Card Reader)

44. VIA VT6311S (IEEE-1394)

45. Azalia Codec (ALC268-GR)

46. AMP MAXIM9789AETJ

47. HP / MIC IN / Int. MIC

48. Finger printer CNN

49. Mini Card / MDC / Blue Tooth CNN

50. PMX

51. POWER BLOCK

52. CPU CORE POWER

53. ADPIN / BATIN / ADPOUT1

54. Charger / DCIN
55. 3/5 VDDA/S/M / PMU 3/5V

56. DDR POWER/1.2VDDM_HT

57. 1.2VDDM / VDD_CORE

58. (U)USB connect

59. (F)FINGERPRINT BOARD

60. (M)MINI card board

DAUGHTER BOARD

58. USB CNN BOARD
59. Finger Printer Board
60. MINI card Board

2. PCI & IRQ & DMA Description :

IDSEL	CHIP
AD17	X
AD27	X
AD29	X

BUSMASTER	
REQ	CHIP
REQ0 / GNT0	X
REQ1 / GNT1	X
REQ2 / GNT2	X
REQ3 / GNT3	X
REQ4 / GNT4	X


IRQ Channel	Description
IRQ0	System timer
IRQ1	Keyboard
IRQ2	(Casacde)
IRQ3	LAN / MODEM
IRQ4	Serial Port
IRQ5	AUDIO / VGA / USB
IRQ6	FLOPPY DISK
IRQ7	LPT
IRQ8	RTC
IRQ9	ACPI
IRQ10	FIR (Disable by default) (MODEM/LAN)
IRQ11	Cardbus
IRQ12	PS/2 mouse
IRQ13	FPU
IRQ14	HDD
IRQ15	CDROM

DMA Channel	Device
DMA0	FIR (disable by default) (MODEM / LAN)
DMA1	EGP
DMA2	FLOPPY DISK
DMA3	AUDIO
DMA4	(Cascade)
DMA5	Unused
DMA6	Unused
DMA7	Unused

PCIINT	CHIP
IRQA	IEEE1394 (VIA VT6311S)
IRQB	X
IRQC	X
IRQD	X
IRQE / GPIO2	X
IRQE / GPIO3	X
IRQE / GPIO4	PASS0
IRQE / GPIO5	CRISIS

20051228A

3. Block Diagram :



4. Nat name Description :

Voltage Rails

DCIN	Primary DC system power supply
PMU5V	5.0V always on power rail by LATCH or ACIN
PMU3V	3.3V always on power rail by LATCH or ACIN
5VDDA	5.0V always on power rail by DCON
3VDDA	3.3V always on power rail by DCON
3VDDM	3.3V switched power rail by SUSTAT_B#
5VDDM	5.0V switched power rail by SUSTAT_B#

VCC_CORE	Core Voltage for CPU
1.2VDDM	1.2V power rail for AGTL+ termination/Core for GMCH by SUSTAT_B#
1.5VDDM	1.5V power rail for CPU PLL/DMI;PCIE;DDRII DLLs for GMCH/Core;PCIE for ICH/m by SUSTAT_B#
1.8VDDS	1.8V power rail for DDRII by PSUSC#
0.9VDDT_DDRII	0.9V DDRII Termination Voltage by SUSTAT_B#

Part Naming Conventions







C	=	Capacitor
CN	=	Connector
D	=	Diode
F	=	Fuse
L	=	Inductor
Q	=	Transistor
R	=	Resistor
RP	=	Resistor Pack
U	=	Arbitrary Logic Device
Y	=	Crystal and Osc

Net Name Suffix

#	=	Active Low signal
---	---	-------------------

5. Board Stack up Description

PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer(High Speed)
Layer 4		Stripline Layer(High Speed)
Layer 5		Power Plane
Layer 6		Solder Side, Microstrip signal Layer

Layers : 6 Depth 1.2mm Impence 55 ohms +/- 10%

	Single End Impedance	Differential Impedance for Microstrip	Differential Impedance for Stripline
Host Clock	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
SRC Clock	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
Host Bus	55 ohm +/- 15%		
DDR2 CLK	42 ohm +/- 15%	70 ohm +/- 20%	70 ohm +/- 20%
DDR2 Strobe	55 ohm +/- 15%		85 ohm +/- 20%
DDR2 Bus	55 ohm +/- 15%		
DMI Bus	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
PCIE Bus	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
SATA		95 ohm +/- 15%	100 ohm +/- 15%
SDVO	55 ohm +/- 15%	95 ohm +/- 15%	100 ohm +/- 15%
LVDS		100 ohm +/- 15%	100 ohm +/- 15%
USB		90 ohm +/- 15%	90 ohm +/- 15%
IEEE1394		110 ohm +/- 15%	110 ohm +/- 15%
Lan	50 ohm +/- 15%		




First International Computer, Inc.
5FL, NO.300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, ROC
(886-2)8761-8751

Title			PTT40TF>AMD+RS690M+SB600+M71S		
Size	Document Number				Rev
C	Annotations				0.4
Date:	Wednesday, July 18, 2007	Sheet	4	of	60

6.Schematic modify Item and History :


7. power on & off & S3 Sequence :

Power On Sequencing Timing Diagram
20060117A - DATA FROM NO.16809




t _{SFT_START_VCC}	Max = 3 ms
t _{BOOT}	Min = 10 us , Max = 100 us
t _{BOOT-VID-TR}	Max = 100 us
t _{CPU_UP}	Min = 10 us , Max = 30 us
t _{Vccp_UP}	Min = 10 us , Max = 30 us
t _{MCH-PWRGD}	Min = 10 us , Max = 30 us
t _{CPU_PWRGD}	Min = 3 ms , Max = 20 ms


S3 SUSPEND AND RESUME TIMING



BATTERY ONLY POWER ON TIMING



IMVP6 Power On Sequencing Timing Diagram



8. Layout Guideline :

Crestline DDRII Layout Guidelines

DDRII Signal Groups


Group Signal Name

Data	SA_DQ[63..0]/SB_DQ[63..0] SA_DM[7..0]/SB_DM[7..0] SA_DQS[7..0]/SB_DQS[7..0] SB_DQS[7..0]/SB_DQS[7..0]
Address	SA_MA[13..0]/SB_MA[13..0] SA_BS[2..0]/SB_BS[2..0] SA_RAS#/SB_RAS# SA_CAS#/SB_CAS# SA_WE#/SB_WE#
Control	SM_CS#[3..0] SM_ODT[3..0] SM_ODT[3..0]
Clock	SM_CLK[3..0] SM_CLK[3..0]
FeedBack	SA_RCVENOUT#/SB_RCVENOUT# SA_RCVENIN#/SB_RCVENIN#

Length Matching and Length Formulas

Signal Group	Minimum Length	Maximum Length
Control-to-Clock	Clock - 1.0"	Clock - 0.0"
Command-to-Clock	Clock - 1.0"	Clock + 1.0"
Strobe-to-Clock	Clock - 0.5"	Clock + 1.0"
Data-to-Strobe	Strobe - 220mils	Strobe - 180mils

CLK group : SM_CLK[3..0],SM_CLK#[3..0]




Topology	Differential Pair Point-to-Point
Reference Plane	Ground
Single Ended Trace Impedance	42 +/- 15%
Differential Mode Impedance	70 +/- 20%
Nominal Trace Width	Inner Layer : 7 mils Outer Layer : 8 mils
Nominal CK to CK# Spacing (edge to edge)	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum Serpentine Spacing	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Spacing to Other DDR2	Inner Layer : 16 mils Outer Layer : 20 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length Range - P1	1000 mils +/- 250 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1	Min = 500 mils Max = 4000 mils
Total Length - P1 + L0 + L1 + L2 + S1	Max = 4500 mils
Total Length for Channel A : X0 Total Length for Channel B : X1	
Maximim Via Count	2 (Per side)
SCK to SCK# Length Matching	Match total length to within 5 mils
Clock to Clock Length Match (Total Length)	Match Channel A clocks to X0 +/- 20mils Match Channel A clocks to X1 +/- 20mils
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4/12 mils to other DDR2 Outer Layer : 5/15 mils to other DDR2 Max. breakout length is 500 mils
Breakin Exceptions (Reduce geometries for SO-DIMM break-in region)	CK to CK# spacing rule waived at connector spacing of 15 mils to other DDR2 Max. breakin length is 200 mils

Feedback group :

SA_RCVENIN#],SA_RCVENOUT#,SB_RCVENIN#],SB_RCVENOUT#

These signals are routed internally on the GMCH package and don't require any routing on the MB. As a result, can be left as NC.


Control group : SM_CKE[3..0],SM_CS#[3..0],SM_ODT[3..0]



Topology	Point-to-Point with parallel termination
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum CTRL Trace Spacing	Inner Layer : 8 mils Outer Layer : 10 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 200 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Parallel Termination Resistor	56 +/- 5%
Maximim Via Count	3
CTRL to SCK/SCK# Length Matching (Total Length including package)	(CLK-1.0") <= CTRL <= (CLK-0.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils


Command group :

SA_MA[13..0],SB_MA[13..0],SA_BS[2..0],SB_BS[2..0],SA_RAS#,
SB_RAS#,SA_CAS#,SB_CAS#,SA_WE#,SB_WE#




Topology	Point-to-Point with parallel termination
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum CMD Bus Trace Spacing	Inner Layer : 6 mils Outer Layer : 10 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Parallel Termination Resistor	56 +/- 5%
Maximim Via Count	3
CTRL to SCK/SCK# Length Matching (Total Length including package)	(CLK-1.0") <= CMD <= (CLK+1.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils

Data group : SA_DQ[63..0],SB_DQ[63..0],SA_DM[7..0],SB_DM[7..0]




Topology	Point-to-Point
Reference Plane	Ground
Characteristic Trace Impedance	55 +/- 15%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum DQ Bus Trace Spacing	Inner Layer : 6 mils Outer Layer : 8 mils
Minimum Serpentine Spacing	Same as DQ-to-DQ routing
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Maximim Via Count	2
DQ/DM to DOS Length Matching (Total Length including package)	Match DQ/DM to [SDQS - 200mils] +/- 20mils per byte lane
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 4 mils spacing allowed Outer Layer : 5 mils spacing allowed Max. breakout length is 500 mils

Data Strobe group : SA_DQS[7..0],SA_DQS[7..0]#,SB_DQS[7..0],SB_DQS[7..0]#



Topology	Differential Pair Point-to-Point
Reference Plane	Ground
Single Ended Trace Impedance	55 +/- 15%
Differential Mode Impedance	85 +/- 20%
Nominal Trace Width	Inner Layer : 4 mils Outer Layer : 5 mils
Nominal DOS to DOS# Spacing (edge to edge)	Inner Layer : 4 mils Outer Layer : 5 mils
Minimum DOS to DO Spacing	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Serpentine Spacing	Inner Layer : 8 mils Outer Layer : 10 mils
Minimum Spacing to Other DDR2	Inner Layer : 12 mils Outer Layer : 15 mils
Minimum Isolation Spacing to non-DDR2	25 mils
Package Length Range - P1	750 mils +/- 350 mils
Trace Length Limit - L0	Max = 50 mils (Escape)
Trace Length Limit - L1	Max = 500 mils (Breakout)
Stub Length S1-Stub from via to SO-DIMM	Max = 200 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 - From GMCH ball to SO-DIMM pad	Min = 500 mils Max = 4500 mils
Total Length - P1 + L0 + L1 + L2 + S1 - From GMCH die to SO-DIMM pad	Max = 5000 mils
Trace Length L3	Max = 1500 mils
Maximim Via Count	2 (Per side)
DOS to DOS# Length Matching	Match total length to within 5 mils
Clock to Clock Length Match (Total Length include package)	(CLK-0.5") <= DOS <= (CLK+1.0")
Breakout Exceptions (Reduce geometries for GMCH break-out region)	Inner Layer : 8 mils to other DDR2 Outer Layer : 10 mils to other DDR2 Max. breakout length is 500 mils
Breakin Exceptions (Reduce geometries for SO-DIMM break-in region)	DQS to DOS# spacing rule waived at connector spacing of 10 mils to other DDR2 Max. breakin length is 200 mils

ClawHammer HT Interface








HT BUS General Routing Rules:


1. HT BUS is easy to route, and uses minimal board space.
2. HT BUS length must be greater than 1" and less than 12.0".
3. All CAD/CTL/CLK within a clock group must route at same layer.
4. HT BUS is Ground-referenced differential link.
5. Differential pair length matching within 30 mils.
6. CAD_H to CAD_L length matching within 30 mils.
7. CAD to CAD length matching within 120 mils.
8. CAD to CLK length matching within 60 mils.
9. CLK to CLK length matching within 600 mils(max).
10. CAD/CAD# and CTL/CTL# shall be treated identically within a clock group.


Figure 1 illustrates four different configurations of the four input signals of the four comparators, labeled (a) through (d). Each configuration shows a comparator with two inputs: a top input labeled 'SIGNAL' and a bottom input labeled 'H_CLKIP/H_CTLIP' or 'H_CLKIN/H_CTLIN'. The top input is connected to a 'WSPAC=15mil' block. The bottom input is connected to a 'WDF=5mil' block. The output of the comparator is labeled 'COUTOUT_H' or 'COUTOUT_L'. The output is connected to a 'WSPAC=15mil' block. The output is also connected to a 'SIGNAL' block. The output is also connected to a 'WDF=5mil' block. The output is also connected to a 'SIGNAL' block.

LAYOUT: Route 2.5VCCA approx. 50mil wide and 500mils long.(Reference to ground)




Clawhammer DDR Interface







FAN connector



The schematic diagram illustrates the electrical connections for the LMR-IC Temperature Sensor (G764P81U). Key components and connections include:

- Power Supply:** 3VDDM and 5VDDM are connected to the sensor via resistors (R234, R223) and capacitors (C371, C365).
- Control Signals:** SCLK, SDATA, ALRT#, and GND are connected to the sensor's control pins.
- Thermal Nodes:** H_THERMIDA and H_THERMDC are connected to the sensor's thermal nodes.
- Dimensions:** 10mil dimensions are specified for the sensor's footprint.
- Callout:** A callout box highlights the thermal nodes H_THERMIDA and H_THERMDC, with dimensions of 10 mil by 10 mil.


SO-DIMMO




Place these 0.1uF caps near
So-Dimm0 pin79-pin115

Place these 2.2uF caps near So-Dimm0


SO-DIMM1



- Place one cap close to every 2 pullup resistors terminated to 0.9VDDT_DDRll



Place these 0.1uF caps near
So-Dimm0 pin79~pin115
area



Place these 2.2uF caps near
So-Dimm0


Confidential

Title PTT40TF>AMD+RS690M+SB600+M71S

Size C	Document Number DDR2 SDRAM SO-DIMM1	Rev 0.4
-----------	---	------------

Date: Wednesday, July 18, 2007 Sheet 13 of 60


(12,56) M_VREF M_VREF


(9,12,56) DDR_0.9VDDM  DDR_0.9VDDM


(8,9,10,12,56) 1.8VDDS ○ 1.8VDDS


3VDDM





(8,11,12,16,17,18,19,20,21,22,23,27,28,30,32,33,34,36,37,38,40,43,44,45,49,50,52,55,56,57)















	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOTFALLTILT DISABLED DEFAULT
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFALLTILT ENABLED





BATTERY 3V


RTC Layout Guide:

- 1. Keep the lead lengths as short as possible, around 1/4 inch is sufficient
- 2. Minimize the capacitance between Xin and Xout component
- 3. Put a ground plane under the Xtal component
- 4. Do not route any switching signals under the external component (unless separated by a ground plane)
- 5. The Oscillator VCC should be clean, use a filter, such as an RC low pass or a ferrite inductor




First International Computer, Inc.
SPL NO.300, Yang Guang St., Neihu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751

File		PTT40TF>AMD>RS690M>SB600>M71S
Size	Document Number	SB600 SATA/PATA (2/4)
	Rev	0.4
Date	Wednesday, July 18, 2007	Sheet 19 of 60

(8,11,18,20,21,22,24,26,33,36,40,41,48,49,50,53,55,56,57) 3VDDA 3VDDA
(18,38) RTC_VCC RTC_VCC
(50,53,55) PMU3V PMU3V
(15,16,17,18,21,56,57) 1.2VDDM 1.2VDDM
(8,11,12,13,16,17,18,20,21,22,23,27,28,30,32,33,34,36,37,38,40,43,44,45,49,50,52,55,56,57) 3VDDM 3VDDM




CPU POWER OK CIRCUIT



First International Computer, Inc.
 9F/L NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751


File	PTT40TF>AMD+RS690M+SB600+M71S
Size	Document Number
C	CPU Power OK / NB PWRGD
Date	Wednesday, July 18, 2007
Sheet	22 of 60







- (38,39,49,52,55,56,57) 5VDDA ○ 5VDDA
- (8,17,56) 1.2VDDM_HT ○ 1.2VDDM_HT
- (8) 2.5VCCA_CPU ○ 2.5VCCA_CPU
- (8,11,12,13,16,17,18,19,20,21,23,27,28,30,32,33,34,36,37,38,40,43,44,45,49,50,52,55,56,57) 3VDDM ○ 3VDDM
- (8,11,18,19,20,21,24,26,33,36,40,41,48,49,50,53,55,56,57) 3VDDA ○ 3VDDA




EXT CLK FREQUENCY SELECT TABLE(MHZ)							
FS2	FS1	FS0	CPU	SRCLK [2:1]	HTT	PCI	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	Reserved
0	0	1	X	100.00	X/3	X/6	Reserved
0	1	0	180.00	100.00	60.00	30.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	Reserved
1	0	0	100.00	100.00	66.66	33.33	Reserved
1	0	1	133.33	100.00	66.66	33.33	Reserved
1	1	1	200.00	100.00	66.66	33.33	Normal ATHLON64 operation


RESUME RESET






COUPON 4X2





1/12 Modify



SPI Interface

PCI-E LAYOUT GUIDE

Trace Length	Group Mismatch	Space
L<12"	<5mil	20:5:7:5:20 (L1,L6) 20:4:7:4:20 (L3,L4)

PCI-E clock must 100 ohms
PCI-E Trace length CONN to ATI chip L<3"
PCI-E data & control signals 5:20
PCI-E differential strobe pair
20:5:7:5:20





OTHER: 20 MIL
5 MIL BETWEEN: 7 MIL
5 MIL OTHER: 20 MIL

PCI-E Clock Layout and Routing Guidelines

PCI-E CLK	Clock --> NB&VGA	5 mils/20 mils	20:5:5:5:20
PCI_Express Bus Interface			
Pin Group	ADDRESS DATA & COMMAND		
	PWRGD & PWRGD MASK		
PCI Express Reference Clocks	PCIE_REFCLKP & PCIE_REFCLKN		
PCI Express Module 0	PCIE_TX[3:0]P & PCIE_TX[3:0]N		
	PCIE_RX[3:0]P & PCIE_RX[3:0]N		
PCI Express Module 1	PCIE_TX[7:4]P & PCIE_TX[7:4]N		
	PCIE_RX[7:4]P & PCIE_RX[7:4]N		
PCI Express Module 2	PCIE_TX[11:8]P & PCIE_TX[11:8]N		
	PCIE_RX[11:8]P & PCIE_RX[11:8]N		
PCI Express Module 3	PCIE_TX[15:12]P & PCIE_TX[15:12]N		
	PCIE_RX[15:12]P & PCIE_RX[15:12]N		
PCI Express Calibration Macro	PCIE_CALRN & PCIE_CALRP & PCIE_CALI		


(15) VGA_PEG_RXP[15..0] << PCIE_RXP[15..0]
(15) VGA_PEG_RXN[15..0] << PCIE_RXN[15..0]
(15) NB_PEG_RXP[15..0] << PCIE_TXP[15..0]
(15) NB_PEG_RXN[15..0] << PCIE_TXN[15..0]

(15) VGA_PEG_RXN[15] << AC30 PCIE_RX0P
(15) VGA_PEG_RXP[15] << AC31 PCIE_RX0N
(15) VGA_PEG_RXN[14] << AC29 PCIE_RX1P
(15) VGA_PEG_RXP[14] << AC28 PCIE_RX1N
(15) VGA_PEG_RXN[13] << AB31 PCIE_RX2P
(15) VGA_PEG_RXP[13] << AB30 PCIE_RX2N
(15) VGA_PEG_RXN[12] << AA31 PCIE_RX3P
(15) VGA_PEG_RXP[12] << AA30 PCIE_RX3N
(15) VGA_PEG_RXN[11] << W30 PCIE_RX4P
(15) VGA_PEG_RXP[11] << W31 PCIE_RX4N
(15) VGA_PEG_RXN[10] << W29 PCIE_RX5P
(15) VGA_PEG_RXP[10] << W28 PCIE_RX5N
(15) VGA_PEG_RXN[9] << V31 PCIE_RX6P
(15) VGA_PEG_RXP[9] << V30 PCIE_RX6N
(15) VGA_PEG_RXN[8] << U31 PCIE_RX7P
(15) VGA_PEG_RXP[8] << U30 PCIE_RX7N
(15) VGA_PEG_RXN[7] << P30 PCIE_RX8P
(15) VGA_PEG_RXP[7] << P31 PCIE_RX8N
(15) VGA_PEG_RXN[6] << P29 PCIE_RX9P
(15) VGA_PEG_RXP[6] << P28 PCIE_RX9N
(15) VGA_PEG_RXN[5] << N31 PCIE_RX10P
(15) VGA_PEG_RXP[5] << N30 PCIE_RX10N
(15) VGA_PEG_RXN[4] << M31 PCIE_RX11P
(15) VGA_PEG_RXP[4] << M30 PCIE_RX11N
(15) VGA_PEG_RXN[3] << K30 PCIE_RX12P
(15) VGA_PEG_RXP[3] << K31 PCIE_RX12N
(15) VGA_PEG_RXN[2] << K29 PCIE_RX13P
(15) VGA_PEG_RXP[2] << K28 PCIE_RX13N
(15) VGA_PEG_RXN[1] << J31 PCIE_RX14P
(15) VGA_PEG_RXP[1] << J30 PCIE_RX14N
(15) VGA_PEG_RXN[0] << H31 PCIE_RX15P
(15) VGA_PEG_RXP[0] << H30 PCIE_RX15N






LVDS Interface

	M62-S/71-S	M72-S
R133	562Ω, 1%	1.27KΩ, 1%
R150	1.47KΩ, 1%	10KΩ, 1%




9/01 modified




The trace length of TXOUT0- should be equal to TXOUT0+
The trace length of TXOUT1- should be equal to TXOUT1+
The trace length of TXOUT2- should be equal to TXOUT2+
The trace length of TXCLK- should be equal to TXCLK+

Mismatch between TXCLK+/- and TXOUT+/- not exceed 25 mil




First International Computer, Inc.
9FL NO.300, Yang Guangyuan St., Neihu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751

File	PTT40TF>AMD+RS690M+SB600+M71S		
Size	Document Number	M71-S PCI-E / LVDS	Rev 0.4
Date	Wednesday, July 18, 2007	Sheet	27 of 60



LVDS Signal Group Routing Guideline


GMCH




Topology	Differential Pair Point-to-Point
Reference Plane	Ground
Differential Mode Impedance	100 +/- 20%
Nominal Trace Width	4 mils
Nominal Pair Spacing (Edge to edge)	7 mils
Minimum Pair-to-Pair Spacing	20 mils
Minimum Serpentine Spacing	20 mils
Minimum Spacing to Other LVDS	20 mils
Minimum Isolation Spacing to non-LVDS	20 mils
Maximum Via Count	2 (per line)
Package Length Range - P1	750 mils +/- 250 mils
Total MB Length - TL1	Max = 10"
Length Matching with Pair	Matching to within +/- 20mils
Clock to Data Length Matching (Total Length)	Matching Data to Clock within +/- 20mils
Clock A to Clock B Length Matching	Match Clock A to B within +/- 20mils
Breakout Exceptions (Reduce geometries for GMCH break-out region)	4/4 mils spacing allowed and 10 mils Pair-to-Pair spacing allowed Max. breakout length is 500 mils

***Cable Length must be less than 16"

Min : 80 MIL or Power Plane



LCD brightness control from N.B.



- (32) LCD_TXCLK_LN
- (32) LCD_TXCLK_LP
- (32) LCD_TXOUT_LN
- (32) LCD_TXOUT_LP
- (32) LCD_TXOUT_LN
- (32) LCD_TXOUT_LP
- (32) LCD_TXOUT_LN
- (32) LCD_TXOUT_LP

under connector

Please close to LCD CONN

100mil

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify

10/16 modify


10/16 modify

10/16 modify


10/16 modify

DIODE ARRAY MMBD4448HTM-7-F 80V 500mA SOT-26 6PIN DIODES LF

1. R, G, B Trace Before 75 Ω = 10/25, After 75 Ω = 5/20
2. HSYNC, VSYNC = 5/20







TV OUT CIRCUIT




3/19 Cancel the TV out function


INT KB CNN



SWITCH BOARD CONNECTOR



LID Switch



(8,11,12,13,16,17,18,19,20,21,22,23,27,28,30,32,33,34,37,38,40,43,44,45,49,50,52,55,56,57)

(8,11,18,19,20,21,22,24,26,33,40,41,48,49,50,53,55,56,57)

(11,16,21,32,34,35,37,46,47,55,56)

3VDDM 3VDDM
7) 3VDDA 3VDDA
56) 5VDDM 5VDDM

First International Computer, Inc.
5FL, NO.300, Yang Guang St., NeiHu
114 TAIPEI, TAIWAN, ROC
(886-2)8751-8751

Confidential

Title				PTT40TF>AMD+RS690M+SB600+M71S			
Size		Document Number				Rev	
C		<INT K/B /LID/GP/SW CNN>				0.4	
Date: Wednesday, July 18, 2007				Sheet 36 of 60			



SATA Layout Note:

MS or SL:




TX

RX

- * Zdif = 100 Ohm +/- 10%. TX & RX should refer GND.No via & stubs.The Best layer is Top.
- * TX/RX trace length < 2 inches.
- * TX+/- need matching trace ± 10 mils length.
- * RX+/- need matching trace ± 10 mils length.
- * SATA Pair to Pair Trace matching trace ± 10 mils length.

NOTE


SATA differential stripline 20:5:6:5:20
SATA differential microstripline 20:6:6:6:20
請包GROUND



CD-ROM CNN

IDE Signals

Signals	MAX Length (inch)	Width (mils)	Space (mils)
IDE_PDD[15:0]	8	5	10
IDE_SDD[15:0]	8	5	10
IDE_PDA0-2	8	5	10
IDE_SDA0-2	8	5	10
IDE_PDCS 10-30#	8	5	10
IDE_PDDREQ	8	5	10
IDE_SDDREQ	8	5	10
IDE_PDIOW#	8	5	10
IDE_PATADET	8	5	10
IDE_SATADET	8	5	10
IDE_PDDACK#	8	5	10
IDE_SDDACK#	8	5	10



First International Computer, Inc.
5FL NO.300, Yang Guangy St., Neihu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751

Confidential

File
PTT40TF>AMD+RS690M+SB600+M71S


Size
C Document Number
SATA / IDE connector

Date
Wednesday, July 18, 2007

Sheet
37 of 60

Rev
0.4

LED indicator control logic



D28 D29 D30 D31 D32 D33 D34

POWER

CHARGER



HDD

WIRELESS


CapsLock

ScrLock

NumLock




DIP SWITCH



KBSEL2	KBSEL1	
ON	ON	UK Keyboard
OFF	OFF	Reserved
OFF	OFF	JP Keyboard
OFF	OFF	US Keyboard

MB_ID0	ON	Reserved
	OFF	Reserved
LOGSEL	ON	Reserved
	OFF	Reserved
PASS0	ON	Override
	OFF	Available
DVDSEL	ON	CD-ROM
	OFF	DVD
CMOS_CLEAR	ON	Reset RTC
	OFF	NONE



First International Computer, Inc.
9FL NO.300, Yang Guang St., Neihu
114 TAIPEI, TAIWAN, R.O.C.
(886-2)8751-8751

Confidential

FilePTT40TF>AMD+RS690M+SB600+M71S

SizeDocument Number





C

DIP SW / LED / READING LAMP

DateWednesday, July 18, 2007


Sheet38 of 60

Rev0.4




First International Computer, Inc.
 9F, NO.300, Yang Guang St., Neihu
 114 TAIPEI, TAIWAN, R.O.C.
 (886-2)8751-8751

File	PTT40TF>AMD+RS690M+SB600+M71S	Rev	0.4
Size	Document Number	Sheet	39 of 60
C	USB CNN	Date	Wednesday, July 18, 2007




(42) AVDD (8,11,12,13,16,17,18,19,20,21,22,23,27,28,30,32,33,34,36,37,38,40,43,44,45,49,50,52,55,56,57) 3VDDM (8,11,18,19,20,21,22,24,26,33,36,40,48,49,50,53,55,56,57) 3VDDA



TX 100 ohm ---> trace 4 mil , space 10 mil
RX 50 mil space from other signals
Total Trace Length no more thans 4.8"
2 Differential pairs must have the same length




Xa: Transformer use LFE9248(12-01904-01)
Pa: Transformer use LFE8450(12-01905-01)





	for 88E8055	for 88E8039
Rc	STUFF	NU
La	STUFF	NU




```
Pa: Stuff
Xa: No Stuff
```




11/21 modify connector



INTERFACE



The XREXT terminal sets the internal operating currents and the cable driver output current. A 6.19Kohm $\pm 1\%$ resistor is required.




D3 Cold Power Sequencing Timing Diagram

3/19 Cancel 1394 function

(8.11.12.13.16.17.18.19.20.21.22.23.27.28.30.32.33.34.36.37.38.40.43.45.49.50.52.55.56.57)

3VDDM  3VDDM


		First International Computer, Inc. 5F, NO.300, Yang Guang St., Nienhu 114 TAIPEI, TAIWAN, ROC (886-2)8751-8751	
		Redundant	
File			
PTT40TF>AMD+RS690M+SB600+M71S			
Size C	Document Number VIA VT6315(1394)		Rev 0.4
Date	Wednesday, July 18, 2007	Sheet	44 of 60

10mil GND_POWER 10mil GND_POWER
10mil 10mil AC97_PCBEEP 10mil 10mil 14MCLK_AC97
10mil 10mil GND_POWER 10mil 10mil GND_POWER
10mil GND_POWER
10mil 10mil AC97_BITCLK
10mil 10mil GND_POWER

AC97/HDA CODEC DUAL LAYOUT Azalia USE REALTEK ALC268-GR

A_GND 10mil
LINE_OUT_L 10mil
A_GND 10mil
LINE_OUT_R 10mil
A_GND 10mil

ADDR :57C0H bit 15 set:'1'



HD Audio-ACZ_SDOOUT/ACZ_SYNC/ACZ_BITCLK/ACZ_RESET#

ICH7m L1 L2 L3 HD Audio MDC CONN

Trace Impedance	Routing Requirement	Trace Length
55 +/- 15%	4 on 7(stripline) 5 on 7(microstrip)	L1 = 0.5"-2.5" L2 <= 0.1" L3 = 1"-8"


*** L3 can be extended up to 15" if HD Audio docking is not used

HD Audio-ACZ_SDIN


ICH7m L1 L2 HD Audio

Trace Impedance	Routing Requirement	Trace Length
55 +/- 15%	4 on 7(stripline) 5 on 7(microstrip)	L1 = 0.1"-15" L2 <= 0.5"

*** Breakout can be routed 4 on 4 up to 500 mils




SPKR_EN# = High :Disable Speaker Amplifiers
 HP_EN = Low :Disable the Headphone Amplifiers






Speaker Mode gain(Max)

GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB


Mic-In Jack





Internal Micphone




Head-Phone Jack





LINE-In Jack






AuthentEC finger printer
USB Module CN

PCIE Mini Card Connector for Wireless Lan




MDC CNN




3/19 Cancel MDC function

3/19 Cancel Bluetooth function




USI Bluetooth USB Module CN




CCD Module CN

		First International Computer, Inc. 5F/L NO.300, Yang Guang St., Neihu 114 TAIPEI, TAIWAN, R.O.C. (886-2)8751-8751	
		Confidential	
File	PTT40TF>AMD+RS690M+SB600+M71S		
Size	Document Number	Rev	
C	PCIE Mini /MDC/Bluetooth	0.4	
Date	Wednesday, July 18, 2007	Sheet	49 of 60

PMX





Close to PMX




Title				PTT40TF>AMD+RS690M+SB600+M71S			
Size	Custom	Document Number				Rev	0.4
		PMX					
Date:	Wednesday, July 18, 2007			Sheet	50	of	60


PTT40TF Power Block




ISL6264 for AMD S1 CPU



ADPOUT1

[illegible]

 First International Computer, Inc. 5FL NO.300,Yang Guang St.,Neihu 114 TAIPEI, TAIWAN ,ROC (886-2)8751-8751		Confidential
Title PTT40TF~AMD~RS690M~SB600~M71S		
Size C	Document Number	Rev 0.4
Adaptor in & Battery Voltage Sense		
Date:	Wednesday, July 18, 2007	Sheet 53 of 60


Confidential

Title **PTT40TF>AMD+RS690M+SB600+M71S**


Size	Document Number	Rev
C	Adaptor in & Battery Voltage Sense	0.4

Date: Wednesday, July 18, 2007 Sheet 53 of 60


Charger




DCIN+ / DCIN




3VDDA / 5VDDA / PMU3/5V



3VDDM/5VDDM





1.8VDDS



2 Vias 2 Vias



1.2VDDM_HT



200mil 10via

Use power plane to VGA


For MTT40TF
D54 → NU
C941 → NU
R767 → STUFF




Only for M72 VGA PCIE 1.1V

Close to VGA


1.2VDDM / VGA POWER




1.2VDDA




1.8VDDM



2.5VDDM




1.5VDDM







POW_SW	Vout
H	0.95V
L	1.1V

USB Board



For MDC modem





PCIE Mini Card for Wireless Lan

Please close to mini card
each pin

10/17 modify

