


SX7 SYSTEM DIAGRAM



01


PCB STACK UP

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT




PROJECT : SX7
Quanta Computer Inc.

Size Custom	Document Number	Rev 3A
	Block Diagram	
Date: Monday, March 15, 2010	Sheet 1 of 43	



CLOCKS name	Discrete	Clock pin function
NBGF_X_CLKP NBGF_X_CLKN	NA	to NB for VGA reference clock
EXT_GFX_CLKP EXT_GFX_CLKN	RP21 STUFF	to Park-S3 external reference clock -Discrete only
SBLINK_CLKP SBLINK_CLKN	RP26 STUFF	to NB for AC-LINK reference clock
CLK_VGA_27M_SS CLK_VGA_27M_NSS	R441,R442 STUFF	To Park-S3 27Mhz - Discrete only


Need check the net name for the short pad



IDT ICS9LPRS480AKLFT--ALPRS480000
SLG SLG8SP628VTR--AL8SP628000
RTL RTM880N-796-- AL000880001

* default



SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1	100 MHz non-spreading differential SRC clock
	0*	100 MHz spreading differential SRC clock
SEL_27	1*	27MHz non-spreading singled clock
	0	100 MHz spreading differential SRC clock








Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.




PROJECT : SX7
Quanta Computer Inc.









DECOUPLING BETWEEN PROCESSOR AND DIMMs
PLACE CLOSE TO PROCESSOR AS POSSIBLE




PROCESSOR POWER AND GROUND


For fix HyperTransport nets
across plane splits




PROJECT : SX7
Quanta Computer Inc.


Size Custom Document Number S1G2 PWR & GND 3/3 Rev 3A
Date: Monday, March 15, 2010 Sheet 5 of 43






modify PV








PROJECT : SX7
Quanta Computer Inc.

Size
Custom

Document Number
RS880M-PCIE I/F 2/5


Rev
3A

Date: Monday, March 15, 2010 Sheet 9 of 43



RX881/RS880 POWER DIFFERENCE TABLE

PIN NAME	RX881	RS880	PIN NAME	RX881	RS880
VDDHT	+1.1V	+1.1V	IOPLLVD	+1.1V	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	GND	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDI	GND	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	GND	+1.8V
VDDG18	+1.8V	+1.8V	PLLVD	GND	+1.1V
VDD18_MEM	GND	+1.8V	PLLVD18	GND	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	GND	+1.8V/1.5V	VDDLTP18	GND	+1.8V
VDDG33	+3.3V	+3.3V	VDDL18	GND	+1.8V
IOPLLVD18	+1.8V	+1.8V	VDDL18T33	NC	NC



PROJECT : SX7
Quanta Computer Inc.

Size	Custom
------	--------



Document Number
RS880M-POWER5/5

	Rev 3A
--	-----------


Date: Monday, March 15, 2010	Sheet 11 of 43
------------------------------	----------------

PLACE THESE
PCIE AC
COUPLING CAPS
CLOSE TO SB820


To RS880



SATA PORT 0,1,2,3
can support AHCI
mode




modify DB2




PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF SB820

modify DB2



modify SI



SB800
Part 2 of 5

SERIAL ATA

HW MONITOR

SPI ROM

FLASH

WLAN_OFF#

BT_OFF

WWAN_OFF#

WWAN_DET#

CRD_REQ1#

MB_THRMDA_SB

TEMP_COMM

ACCELD_EN

BOARD_ID0

BOARD_ID1

BOARD_ID2

BOARD_ID3

WLAN_OFF#

BT_OFF

WWAN_OFF#

WWAN_DET#

CRD_REQ1#

MB_THRMDA_SB

TEMP_COMM

ACCELD_EN


BOARD_ID0

BOARD_ID1


BOARD_ID2

BOARD_ID3

modify MV



modify PV



ID3	ID2	ID1	ID0	
0	0	0	0	SX7 UMA
0	0	0	1	SX7 UMA
0	0	1	0	SX7 Dis
0	0	1	1	SX7 Dis
0	1	0	0	SX7 UMA DF
0	1	0	1	SX7 UMA DF
0	1	1	0	SX7 Dis DF
0	1	1	1	SX7 Dis DF




PROJECT : SX7
Quanta Computer Inc.

Size
Custom

Document Number
SB820-ACPI/GPIO/USB 2/4

Rev
3A


Date: Monday, March 15, 2010 Sheet 14 of 43



REQUIRED STRAPS



OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.




	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enable	USE DEBUG STRAPS	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	H, H=Reserved H, L=SPI ROM DEFAULT	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disable DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L, H=LPC ROM L, L=FHW ROM	

modify DB2

internal have pull Hi 10K


DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


NB_PWRGD_IN: RS880/RX881 = 1.8V;
Do NOT share it with SB_PWRGD when use Internal Clk Gen (Need SB PLL initialize firstly)



AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5



PROJECT : SX7
Quanta Computer Inc.







Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS ROM EN is set to 0.



MEMORY INTERFACE




	M9x-S2/S3	Park-S3
MEM_CALRN0 (J25)	NC	240R
MEM_CALRP0 (K25)	NC	240R
MEM_CALRP1 (J8)	240R	150R
TESTEN2#2 (K7)	NC	0R
R1	NC	10K
R2	0R	51R
R3	2.2K	NC
C1	2.2nF	68pF

240R:CS12402FB03
150R:CS11502FB21


0R:CS00002JB38
680R:CS16802JB27


2.2nF:CH22206KB16
68pF:CH06806JB01




PROJECT : SX7
Quanta Computer Inc.

Size Custom	Document Number Park_MEM_Interface	Rev 3A
Date: Monday, March 15, 2010	Sheet 21 of 43	





CRT PORT





2,3,5,6,7,10,11,12,13,14,15,16,20,25,27,28,29,30,31,32,33,34,35,37,43 +3V
12,27,31,32,33,36,37,38 +3VPCU
20,24,25,31,32,33,37,43 +5V
29,43 +5VSUS
38,43 +15VALW
36,38,39,40,41,42,43 +VIN





PROJECT : SX7
Quanta Computer Inc.


Size	Document Number	Rev
Custom	LCD CONN/LID function	3A
Date: Monday, March 15, 2010	Sheet 23 of 43	






INT. SPEAKER**Headphone Jack**




Note: JACK_SEN# is electrically floating when no jack is inserted and shorted to ground when jack is present.

EXT Mic Jack


Note: MIC_SEN# is electrically floating when no jack is inserted and shorted to ground when jack is present.




modify DB2





modify PV




modify MV



if ISOLATEB pin pull-low, the LAN chip will not drive it's PCI-E outputs (excluding PCIE_WAKE# pin)




modify PV



R461 and R463 are used in RTL8151DH, remove R463 if switching regulator is enable, Remove R461 external power is used.


Transformer for 10/100/1000



modify SI

Lan Con.

modify DB2




2,3,5,6,7,10,11,12,13,14,15,16,20,23,25,27,29,30,31,32,33,34,35,37,43 +3VLANVCC +3V




PROJECT : SX7
Quanta Computer Inc.

Size Custom Document Number LAN RTL8151/RJ45 Rev 3A
Date: Monday, March 15, 2010 Sheet 28 of 43


LEFT SIDE USBX1 and E-SATA/USB COMBO




RIGHT SIDE USBX2




Modem CONN




NEWCARD (PCIEXPRESS*1 + USB*1)







SD/MMC 4.2	MS	XD
SP0		
SP1		XD CD#
SP2	SD WP	
SP3	SD CD#	
SP4	SD DAT1	XD D4
SP5		MS BS XD D5
SP6		MS D1 XD D3
SP7	SD DAT0	MS D0 XD D6
SP8	SD DAT7/MMC DAT7	MS D2 XD D2
SP9		MS INS#
SP10	SD DAT6/MMC DAT6	MS D3 XD D7
SP11	SD CLK	MS SCLK XD D1
SP12	SD DAT5/MMC DAT5	XD D0
SP13	SD DAT4/MMC DAT4	XD WP#
SP14		XD R#
SP15	SD DAT3	XD RE#
SP16	SD DAT2	XD RE#
SP17		XD ALE
SP18		XD CE#
SP19		XD CLE




SATA HDD CONNECTOR




SATA CD-ROM




Accelerometer Sensor




POWER BOTTON CONNECT




CPU FAN & THERMAL




LED




BLUETOOTH




KEYBOARD CONNECTOR.




USB fingerprint CON




TOUCH PAD CONNECTOR





Mini PCI-E Card 1--WLAN





Mini PCI-E Card 2 --WWAN











$+V$ 












PROJECT : SX7
Quanta Computer Inc.

Size Custom Document Number
DDR3 (RT8207)
Date: Monday, March 15, 2010 Sheet 40 of 43

Rev 3A

VGA Core & VCC1.1

PWRCNTL1	PWRCNTL0	V-CORE
1	1	0.9V
1	0	0.95V
0	1	1.05V
0	0	1.1V



PROJECT : SX7
Quanta Computer Inc.

Size Custom Document Number
VGA Core/+1.8VGFX/1.0VGFX Rev .3A
 Date: Monday, March 15, 2010 Sheet 41 of 43

ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X

VFIXEN VID Codes

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8

