


# ZQTA/ZQSA CRV SYSTEM BLOCK DIAGRAM

BOM


IV@ : iGPU  
 EV@ : dGPU  
 OP@ : Optimus  
 DO@ : Discrete only  
 SP@ : Special  
 SNP@ : N13PGS/GL  
 IV@ : UMA  
 GL@ : N13PGL  
 GS@ : N13P/MGS

Optimus : IV@ + EV@ + OP@  
 Discrete only : EV@ + DO@






### VGA power up sequence



## Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+3V_RTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	VRON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER/IVY/SNB bridge VCCIO	MAINON	S0
+VCCSA	+0.9V	CPU POWER	HWPg_VTT	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
			MAINON	S0

### Thermal Follow Chart






## IVY Bridge Processor (CLK,MISC,JTAG)





	EV	UMA/OPT.
Ra	NA	0 ohm
Rb	1K	NA
Rc	1K	NA

	EV	UMA/OPT.
Ra	NA	0 ohm
Rb	1K	NA
Rc	1K	NA

1	AR30	XDP BPM2	TP51
2	AT30	XDP BPM3	TP52
3	AP32	XDP BPM4	For XDP
4	AP34	XDP BPM5	



### Processor pull-up(CPU)






# IVY Bridge Processor (DDR3)

U16C

Ivy Bridge\_rPGA\_2DPC\_Rev0p61



DDR SYSTEM MEMORY A



U16D

Ivy Bridge\_rPGA\_2DPC\_Rev0p61

DDR SYSTEM MEMORY B



**Quanta Computer Inc.**  
PROJECT : ZQTA/ZQSA



Size	Document Number	Rev
	<b>IVY Bridge 2/4</b>	1A
Date:	Friday, November 11, 2011	Sheet 4 of 44



## IVY Processor (POWER)

**CPU Core Power**  
 IVY 45W:TDC 52A  
 IVY SPEC  
 22uF\_8 x8 Socket TOP cavity  
 22uF\_8 x10 Socket BOT cavity  
 22uF\_8 x8 Socket TOP edge  
 470uF\_7343 x4  
 total : 10uF x 10, RSVD x 1  
 total : 22uF x 16, RSVD x 3  
 total : 470u x 4, RSVD x 2

**SNB : Spec**      **Cose down**  
 470uF/4mohm x 4    330uF x 2  
 22uF x 16          22uF x 4  
 10uF x 10          10uF x 20  
                          reserved x 5



## POWER

PEG AND DDR


CORE SUPPLY

SVID

SENSE LINES

**CPU VTT**  
 IVY 45W:8.5A  
 SNB : Spec  
 330uF/6mohm x 2  
 22uF x 12  
 22uF x 7 (Non-stuff)

**Cose down**  
 330uF x 1  
 22uF x 2  
 10uF x 10  
 reserved x 4




**IVY SPEC**  
 22uF\_8 x7 Socket TOP cavity  
 22uF\_8 x5 Socket BOT cavity  
 22uF\_8 x2 Socket TOP cavity (no stuff)  
 22uF\_8 x5 Socket BOT cavity (no stuff)  
 330uF\_7343 x2

## CPU VCCPL

IVY 45W:1.5A  
 Spec  
 330uF/7mohm x 1  
 10uF x 1  
 10uF x 2  
 1uF x 2


**Real**  
 10uF x 1  
 10uF x 2  
 1uF x 2

**IVY SPEC**  
 330uF x 1, 10uF\_8 x 1, 1uF\_4 x 2  
 Socket BOT edge.



**CPU VGT**  
 IVY 45W:TDC 38A  
 Spec  
 470uF/4mohm x 2  
 22uF x 12

**Cose down**  
 330uF x 1  
 22uF x 4  
 10uF x 10



DIS. VGA	UMA / Optimus
Ra	0 ohm
	NA

Layout note: need routing together and ALERT need between CLK and DATA

Place PU resistor close to CPU

Place PU resistor close to CPU

## IVY Bridge Processor (GRAPHIC POWER)

## POWER


GRAPHICS

1.8V RAIL

SVID CLK



SVID DATA

SVID ALERT



0929 change value by CRB

For M3 solution need Rb4, Rd1 W/O M3 then NC ball B4 and D1




Voltage selection for VCCIO1:  
 1. This pin must be pulled high on the motherboard  
 2. On CRB  
 3. H\_SNB\_IVSB\_PWRCTRL = low, 1.0V  
 4. H\_SNB\_IVSB\_PWRCTRL = high/NC, 1.05V

**IVY SPEC**  
 330uF x 1, 10uF\_8 x 1 Socket BOT edge,  
 10uF\_8 x 2 Socket BOT cavity.

**CPU SA**  
 IVY 45W: 6A  
 Spec  
 330uF/7mohm x 1  
 10uF x 3


**Real**  
 10uF x 3




**CPU MCH**  
 IVY 45W: 5A  
 Spec  
 330uF/6mohm x 1  
 10uF x 6  
 Real  
 10uF x 8



# IVY Bridge Processor (GND)





# IVY Bridge Processor (RESERVED, CFG)



## Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.


	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



**Quanta Computer Inc.**  
PROJECT : ZQTA/ZQSA

Size	Document Number	Rev
	IVY Bridge 4/4	1A
Date:	Friday, November 11, 2011	Sheet 6 of 44







20mils



(Default for WIN8)

The schematic diagram illustrates the SPI interface for the PCH. It features two SPI controllers, U6 and U8, connected to the PCH. U6 is connected to PCH\_SPI\_CS0# and PCH\_SPI\_CLK. U8 is connected to PCH\_SPI\_CS1# and PCH\_SPI\_CLK. Both controllers have their VDD pins connected to +3V\_PCH\_ME and their VSS pins connected to ground. The diagram also shows the connection of the SPI signals to the PCH through resistors R321 and R331.

**U6: 10/31 add**

- CE# (pin 1) connected to R324 (33k) and +3V\_PCH\_ME
- SCK (pin 2) connected to R334 (33k) and +3V\_PCH\_ME
- SI (pin 3) connected to R322 (33k) and +3V\_PCH\_ME
- SO (pin 4) connected to HOLD# (pin 7) and R320 (3.3k) to +3V\_PCH\_ME
- WP# (pin 5) connected to VSS (pin 4) and ground
- ROM-2M (pin 6) connected to VSS (pin 4) and ground
- VDD (pin 8) connected to +3V\_PCH\_ME
- VSS (pin 4) connected to ground

**U8: 10/11 add**

- CE# (pin 1) connected to R325 (33k) and +3V\_PCH\_ME
- SCK (pin 2) connected to R333 (33k) and +3V\_PCH\_ME
- SI (pin 3) connected to R326 (33k) and +3V\_PCH\_ME
- SO (pin 4) connected to HOLD# (pin 7) and R335 (3.3k) to +3V\_PCH\_ME
- WP# (pin 5) connected to VSS (pin 4) and ground
- ROM-4M (pin 6) connected to VSS (pin 4) and ground
- VDD (pin 8) connected to +3V\_PCH\_ME
- VSS (pin 4) connected to ground


**Signal Connections:**

- PCH\_SPI\_CS0# (pin 32) connected to R321 (0.4) and PCH\_SPI\_CS0# (pin 32)
- PCH\_SPI\_CLK (pin 33) connected to R331 (0.4) and PCH\_SPI\_CLK (pin 33)











**Power Connections:**

- +3V\_PCH\_ME connected to VDD pins of U6 and U8
- Ground connected to VSS pins of U6 and U8

CPT/PPT (HDA, JTAG, SATA)



### PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V <sub>O</sub> 									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V <sub>RTC</sub> 									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = effect (default)(weak pull-down 20K) 1 = overridden	[32] ME_WR 									
DF_TVS	DMV/FDI Termination voltage	PWROK	0 = Set to Vss (weak pull-down 20K) 1 = Set to Vcc										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (weak pull-up 20K)										
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V <sub>S5O</sub> 									
GPIO15	Intel ME Crypto Transport Layer Security (TLS) cipher suite internal PD	RSMRST	0 = Disable (Default) 1 = Enable	+3V <sub>S5O</sub> 									
DSWVREN	DEEP S4/S5 well On Die DSW VR Enable	DSW	High = Enable (Default) Low = Disable	+3V <sub>RTC</sub> 									
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V <sub>O</sub> 									


















IBEX PEAK-M (GND)
















N13P-GL	AJON13P0T02
N13P-GS	AJON13P0T07
N13M-GS	AJON13M0T08

IV@:iGPU  
EV@:dGPU  
OP@:Optimus  
DO@:Discrete only  
SP@:Special








Figure 3-18. PEX\_RST\_N Timing for GPU  
Table 3-8. N11x Reset Requirements for PCI Express 2.0

Constraint Parameter	Requirement	Notes
T <sub>PERST_CLK_G</sub>	T <sub>PERST_CLK_G</sub> ≥ 1μs	
T <sub>PERST_CLK_G</sub>	T <sub>PERST_CLK_G</sub> ≥ 1T <sub>REF_CLK</sub>	

	for N13P/M-GS	for N13P-GL
Stuff--> R	Reserve--> R	
Reserve -->L	Stuff--> L	







For Fermi

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

VMA\_DM0[63:0] VMA\_DM0[63:0] [20]  
VMA\_DM0[63:0] VMA\_DM0[63:0] [21]

N13P-GL		AJON13POT02
N13P-GS		AJON13POT07
N13M-GS		AJON13MOT08








[15,17,19,39,40] +3V\_GFX

### Logical Strap Bit Mapping

	PU-VDD	PD
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

N13P-GL	AJ0N13P0T02
N13P-GS	AJ001070T00
N13M-GS	AJ001170T00

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	FB_1	FB_0	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TERM	1010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1110
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	0010
STRAP4	RESERVED	PCI SPEED CHANGE GEN3	PCI_MAX SPEED	DP_PLL_VDD33	0011



### N13P-GS/-GL Strapping table



ROM_SI	1G Hynix 64Mx16 -->15K PD 1G Micron 64Mx16 -->20K PD 2G Hynix 128Mx16 -->35K PD (Default) 2G Micron 128Mx16 -->45K PD	ROM_SO	N13P-GL --> 10K PD N13P-GS --> 10K PU	ROM_SCLK	N13P-GL (0010) --> 15k PD N13P-GS (1000) --> 4.99K PU
--------	--	--------	--	----------	--

### N13M-GS Strapping table


Pin Name	Strap Mapping	Value
ROM_SCLK	SMB_ALT_ADDR	0
ROM_SI	SUB_VENDOR	0
ROM_SO	VGA_DEVICE	0
STRAP[3..0]	RAM_CFG[3..0]	0010(Hynix 64Mx16) 0110(Hynix 128Mx16)
STRAP[4]	PCIE_MAX_SPEED	0

#### Remark :

0 -> 10K PD  
1 -> 10K PU







10/3 modify



for N13P/M-GS	for N13P- GL
Reserve R108	Stuff R108





N13P-GL	AJON13P0T02
N13P-GS	AJON13P0T07
N13M-GS	AJON13M0T08





**CHANNEL A: 256MB/512MB DDR3**






[16] VMC\_DQ[63..0]  
[16] VMC\_DM[7..0]  
[16] VMC\_WDQS[7..0]  
[16] VMC\_RDQS[7..0]

## CHANNEL B: 256MB/512MB DDR3

HYNIX 900MHz 1G AKD51LZWTW02  
HYNIX 900MHz 2G AKD5MGWTW00



Fermi : Change to 160 ohm  
1 : CS11602JB00 ,RES CHIP 160 1/16W +5% (0402)  
2 : CS11622PB07 ,RES CHIP 162 1/16W +/-1% (0402)


Fermi : Change to 160 ohm  
1 : CS11602JB00 ,RES CHIP 160 1/16W +5% (0402)  
2 : CS11622PB07 ,RES CHIP 162 1/16W +/-1% (0402)

Quanta Computer Inc.  
PROJECT : ZQTA/ZQSA


Size Document Number  
DGPU Memory 2/2 (DDR3)  
Date: Friday, November 11, 2011 Sheet 21 of 44 Rev 1A




# CRT




# LVDS & eDP




# LCD Power



# Lid Switch (Hall sensor)




# Backlight Control






## From PCH




## From EXT VGA




IV@:iGPU  
EV@:dGPU  
OP@:Optimus  
DO@:Discrete only  
SP@:Special

## HDMI connector



## HDMI-detect



## I2C

UMA	R239 R245	CS22202JB18
DIS	R239 R245	CS24702JB38


## From EXT VGA



## From PCH




## EMI






+3.3V: 1000mA  
+3.3Vaux:330mA  
+1.5V:500mA




The diagram illustrates the electrical connection between the MINI-CARD1 and the R101 module. The MINI-CARD1 is a Mini-PCI Express module with pins 1-15 on the left and 16-52 on the right. It includes components like C345, C347, C346, and C348, and is connected to a SATA controller (CN7) and a 3V3\_Vaux power source. The R101 module is shown at the top with components R615, C616, C615, and C647, connected to a 3V3\_Vaux power source and a 0.8V signal line.



MAIN SATA HDD(HDD)




G Sensor





G-Sensor -->GS@

ODD (ODD)



Zero Power (ODD)






**Quanta Computer Inc.**

**PROJECT : ZQTA/ZQSA**

Size	Document Number	Rev
	<b>SATA-HDD/ODD/G Sensor</b>	1A
Date:	Friday, November 11, 2011	Sheet 25 of 44




Codec(ADO)






MIC



Max. 100mVrms input for Mic-IN



Internal Speaker



HP











# CARD READER CONNECTOR

## Share Pin



SP1	SD_D7		xD_RDY
SP2	SD_D6	MS_INS#	xD_RE#
SP3	SD_D5		xD_CE#
SP4	SD_D4		xD_WE#
SP5	SD_D1	MS_CLK	xD_D6
SP6	SD_D0	MS_D7	xD_D5
SP7	SD_CLK	MS_D3	xD_D4
SP8	SD_CMD	MS_D6	xD_D3
SP9	SD_D3	MS_D2	xD_D2
SP10	SD_D2		xD_D7
SP11		MS_BS	xD_CLE
SP12	SD_WP	MS_D1	xD_WP#
SP13	SD_CD#	MS_D5	xD_ALE
SP14		MS_D4	xD_D0
SP15		MS_D0	xD_D1
SP16			xD_CD#



10/7 change 0 ohm



# XD,MMC 4.2/SD,MS/MSP 7 IN1 CARD READER



Quanta Computer Inc.


PROJECT : ZQTA/ZQSA

Size Document Number  
**CARD READER CONNECTOR** Rev 1A


Date: Friday, November 11, 2011 Sheet 29 of 44




### USB3.0/2.0



## Bluetooth






## USB/B



## USB Charger to 3.0


CB	SELCDP	Function
0	X	DCP autotetect with mouse/keyboard wakeup
1	0	S0 charging with SDP only
1	1	S0 charging with CDP or SDP only (depending on external device)




		<b>Quanta Computer Inc.</b> <b>PROJECT : ZQTA/ZQSA</b>	
Size	Document Number	Rev	
<b>USB/ BT/CHARGER</b>		<b>1A</b>	
Date:	Friday, November 11, 2011	Sheet	30 of 44




9/14 modify




**FANPWR = 1.6\*VSET**




```
Model EA/EG/BA---->SW3, SW4
      VA/VG----->SW5, SW6
```




## [32] RF SW#




 <b>Quanta Computer Inc.</b> <b>PROJECT : ZQTA/ZQSA</b>		
Size	Document Number <b>KB/FAN/TP+FP/LED</b>	Rev <b>1A</b>
Date:	Friday, November 11, 2011	Sheet 31 of 44





## EC(KBC)




## Power on bottom



## SM BUS PU(KBC)



**HWPG(KBC)**




## SM BUS ARRANGEMENT TABLE


SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	VGA
SM Bus 4	HDMI











**OCP:9A**  
L(ripple current)  
=(9-5)\*5/(2.2u\*0.4M\*9)  
=2.525A  
Iocp=9-(2.525/2)=7.74A  
Vth=7.74A\*14mOhm=0.10832mV  
R(Ilim)=(108.32mV\*10)/10uA  
~107K

**OCP:8A**  
L(ripple current)  
=(9-3.3)\*3.3/(2.2u\*0.5M\*9)  
~1.9A  
Iocp=9-(1.9/2)=8.05A  
Vth=8.05A\*14mOhm=112.7mV  
R(Ilim)=(112.7mV\*10)/10uA  
=112.7K


TDC : 2.63A  
PEAK : 3.5A  
Width : 120mil

TDC : 3.45A  
PEAK : 4.6A  
Width : 140mil


TDC : 3.2A  
PEAK : 4.27A  
Width : 140mil

TDC : 1.28A  
PEAK : 1.7A  
Width : 60mil
















G0	G1	+VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

default 0.9V



+VCCSA  
TDC : 4.5A  
PEAK : 6A  
OCP : 7A  
Width : 180mil

Close to output cap

OCP=7A  
Iripple=(19-0.9)\*0.9/(2.2u\*300K\*19)  
=1.299A  
Rth=14mohm\*8\*(7-0.65)/10uA  
=71.125K  
Ipeak=8.299A






**Quanta Computer Inc.**  
**PROJECT : ZQTA/ZQSA**

Size	Document Number	Rev
	<b>VCCSA(RT8241DZ)</b>	1A
Date:	Friday, November 11, 2011	Sheet 38 of 44











**Quanta Computer Inc.**  
**PROJECT : ZQTA/ZQSA**

Size	Document Number	Rev
	<b>GPU_PWR</b>	1A
Date:	Friday, November 11, 2011	Sheet 40 of 44











Quanta Computer Inc.

PROJECT : ZQTA/ZQSA

Size	Document Number	Rev
	+1.05V_M/+3V_M	1A
Date:	Friday, November 11, 2011	Sheet 42 of 44




# Hole





Model	date	CHANGE LIST
ZASA/ZSQTA	9/26	page3 : add R511,R525,R527,R528,R529 for Discrete Only &PCH_JTAG_TDO net change pull-up from +3V_S5 to +1.05 rail
	9/27	Update power circuit Page19 : add C3777,C3778
	9/30	Page18 : add Q3508 for U7 GPU_THERMAL_ALERT net Page31 : Del CN1
	10/3	Page18 : add dGPU_ACDC# net to U7 GPIO04 & add R347 Page22 : add R557,R554 to pull-down & R548,R547 stuff for Discrete only Page25 : add R3693,C116 for ODD zero power circuit
	10/4	Page31 : CN8 add board id3 & board id4 net for touch pad ID control
	10/5	Page31 : CN8.2,CN8.3 add CLK_SDATA & CLK_SCLK net for touch pad & add R278,R279 Page15 : U41 Power rail change to +3V_GFX Page24 : Del Q16 no't support wake up function Page18 : add Q3509 for dGPU_ACDC# net Page31 : add L35,R3694,R3695 for touch pad 5V & 3V option & add R297,R295 Fan PWR option
	10/6	Page17 : IFPAB_PLLVDD rail change from +1.8V_GFX to +3V_GFX Page27 : U6 change footprint Page39 : PWR engineer add PQ3006,PQ3005 Page40 : PWR engineer Del PR193,PQ51,PQ54
	10/7	Page16 :add C3779,C3780 Page29 :add C542,C530 for EMI solution & C544 change to 4.7u 0603 type Page35 :PWR engineer add PC3037,PC3038,PC3039 Page35 :PWR engineer add PC3035,PC3036
	10/11	Page8 :add R376,R381,R393,R407,R421,R434 for Dual SPI ROM Page9 :U13 power rail change to +3V Page10 :SV_DET_NC net add R250 to pull-down Page27 :add R133,R235 Page30 :C443 change to 3528 type & add C366,R340 Page31 :CN2.27 pin change to +VGACORE Page32 :add R330,R328 pull-up +3VPCU for GPUT_CLK,GPUT_DATA net
	10/14	Page20 :add C3781,C3782,R3569,R3570,R3571,R3576 Page21 :add C3783,C3784,R3577,R3578,R3579,R3581

 <b>Quanta Computer Inc.</b> <b>PROJECT : ZQTA/ZQSA</b>		DOC NO.	PROJECT MODEL :	ZQTA/ZQSA	APPROVED BY:		DATE:
Size	Document Number		PART NUMBER:		DRAWING BY:		REVISION:
<b>Change list</b> Date: Friday, November 11, 2011		Sheet 44 of 44					