


<< Kennedy\_Zhang >>



6 H\_A016.3  
6 H\_R004.0  
6 H\_A035.17



<< Kennedy\_Zhang >>

YUNAH FSB667  
LFM TYP HFM  
VCC 1.14V 1.2V 1.356V  
C4 C3 C0  
ICC 0.9A 7.59A 27A

YUNAH FSB667  
Min Typ Max  
VCCP 0.997V 1.05V 1.102V  
Min Typ Max  
ICCP 2.5A




Layout Note:  
VCCSENSE/VSSSENSE lines between the CPU and the VR should have a trace width of 18 mils on 7 mils spacing, with trace impedance of 20-27.4 Ohm.  
The VCCSENSE/VSSSENSE should be length matched to within 25 mils.  
These resistors should be placed within 2 inch of the CPU.

<< Kennedy\_Zhang >>



# Thermal Sensor



<< Kennedy\_Zhang >>






<< Kennedy\_Zhang >>



<< Kennedy\_Zhang >>





<< Kennedy\_Zhang >>






<< Kennedy\_Zhang >>




<< Kennedy\_Zhang >>






<b>ASUS</b>		<b>Title : DDR2 BUFFER</b>	
ASUSTek Computer INC		Engineer: Hawk Zhu	
Size A4	Project Name <b>F5V</b>	Rev 1.0	
Date: 星期四, 四月 23, 2007		Sheet	14 of 94

<< Kennedy\_Zhang >>



<< Kennedy\_Zhang >>


<< Kennedy\_Zhang >>


		Title : SIS	
ASUSTek Computer INC.		Engineer: Hawk Zhu	
Size	Project Name	Rev	
C	FSV	1.0	
Date: 2012-05-25 10:01	Sheet: 15	of	25




3~3.6V  
S0-S1 M: 410  
mA(Max. 500 mA)








<< Kennedy\_Zhang >>






<< Kennedy\_Zhang >>

PCBREV3		PCBREV2		PCBREV1		PCBREV0	
R1	0	1	0	1	0	1	0
R1.0	0	1	0	0	0	0	0
R2.0	1	0	0	0	0	0	0
R2.1	1	0	0	0	1	1	1


ASUS  
AUDIO/ACPI/GPIO(2)  
Project Name: F5V  
Engineer: Kazidy Jiang  
Date: 2013.05.09  
Rev: 1.0  
Page: 21 of 34

USB 0	USB Conn.
USB 1	USB Conn.
USB 2	USB Conn.
USB 3	USB Conn.
USB 4	CCD
USB 5	Bluetooth
USB 6	Newcard
USB 7	Card Reader



<< Kennedy\_Zhang >>

ASUS		Title : 968 USB/SATA(3)	
ASUSTek COMPUTER INC. NEW		Engineer: Kaxidy Jiang	
Src	Project Name	Rev	
C	FSV	1.0	
Date	File	Path	Rev
2013-10-25 20:00			




<< Kennedy\_Zhang >>















<< Kennedy\_Zhang >>






INTMIC\_A:GND\_AUDIO  
: W/P/X = 12/5/15mils



Pre-AMP For Test Function




<b>ASUS</b>		<b>Title : MIC.LINE-IN JACK</b>	
Size		Engineer: <b>Kaxidy Jiang</b>	
Custom		Rev	
Date: 11/13/2007		Sheet 28 of 94	



<< Kennedy\_Zhang >>




TQFP Package PN:06G042003021  
TFBGA Package PN:06G042003030



## EC

+3VA<sub>EC</sub>

## STEM\_PWRGD 92



<< Kennedy\_Zhang >>

## For Battery

### Single Battery

BAT1\_CNT1#, BAT1\_CNT2#,  
BAT2\_CNT1#, BAT2\_CNT2#  
don't connect to Battery  
Connector.

### Dual Battery


BAT1\_CNT1#, BAT1\_CNT2#,  
BAT2\_CNT1#, BAT2\_CNT2#  
must connect to Battery  
Connector.

#### Note:

When we plug in or plug out the  
battery, it may cause a spike to  
damage the EC and gas gauge. It  
needed to add these varistors to  
protect those pins.

close to connector

## For Switch




### PWR SWITCH

### LID SWITCH

### RF SWITCH


#### Note:

This LID\_EC# is a signal  
from inverter board, it is  
easy to cause high voltage  
damage when plugging  
inverter board connector to  
M/B with AC present. It  
needed to add bidirectional  
diode to protect this pin.




Layout  
note: close to  
connector


## For External PS/2 I/F



## For Keyboard



## For 4M bits ISA ROM




#### Note:

If you use 8M bits ROM, you need  
to connect FA19 to EC side.


<Variant Name>

<b>ASUS</b>		<b>Title : KB&amp;ISA ROM</b>	
ASUSTek COMPUTER INC. NBI		Engineer: Kaxidy Jiang	
Size	Project Name	Rev	
Custom	F5V	1.0	
Date: 2007-10-23	Sheet 31	of 94	

<< Kennedy\_Zhang >>



## SATA




<Variant Name>

		<b>Title :</b> HDD & CD-ROM	
<b>ASUSTeK COMPUTER INC</b>		<b>Engineer:</b> <i>Kaxidy Jiang</i>	
Size Custom	Project Name <b>F5V</b>	Rev 1.0	
Date: 星期一, 四月 23, 2007		Sheet 32	of 94


<< Kennedy\_Zhang >>







<< Kennedy\_Zhang >>



### For POWER LED





### BATTERY LED




### Num Lock





### Cap Lock





### SATA/IDE LED






### WireLess LED



### Scroll Lock



### BT LED






<Variant Name>			
<b>ASUS</b>		<b>Title : LED</b>	
ASUSTeK COMPUTER INC		Engineer: <i>Kaxidy Jiang</i>	
Size	Project Name	Rev	
Custom	<b>FSV</b>	1.0	
Date: 2007-10-23		Sheet	34 of 34

<< Kennedy\_Zhang >>


5		4		3		2		1	
D									
C									
B									
A									
									
					Title : <b>BLANK</b>				
					Engineer: <b>Hawk Zhu</b>				
Size		Project Name						Rev	
B		<b>F5V</b>						1.0	
Date: 11/11/2007					Sheet 35 of 94				

<< Kennedy\_Zhang >>

## LAN PORT



## MDC






		Title : RJ11+45 & MDC	
ASUSTeK COMPUTER INC		Engineer: <i>Kaxidy Jiang</i>	
Size	Project Name		Rev
C	F5V		1.0
Date: 8/21/2007		Sheet	36 of 34

<< Kennedy\_Zhang >>






## Touch-Pad







R1.1



### For Bluetooth




<< Kennedy\_Zhang >>




ASUS		Title : SWITCH	
ASUSTeK COMPUTER INC		Engineer: Kaxidy jiang	
Size Custom	Project Name F5V	Rev 1.0	
Date: 4/11/2007		Sheet 39 of 94	

<< Kennedy\_Zhang >>


# For TPM Module




<Variant Name>			
		Title : TPM	
ASUSTeK COMPUTER INC. NB1		Engineer: Kaxidy Jiang	
Size	Project Name		Rev
Custom	F5V		1.0
Date: 4月23, 2007	Sheet 40 of 94		

<< Kennedy\_Zhang >>





<< Kennedy\_Zhang >>



<< Kennedy\_Zhang >>


5		4		3		2		1	
D									
C									
B									
A									
								</	

5		4		3		2		1	
D									
C									
B									
A									


	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : BLANK	
ASUSTeK COMPUTER INC. NB1		Engineer: Kaxidy/Hawk	
Size	Project Name		Rev
A	F5V		1.0
Date: 星期一, 四月 23, 2007		Sheet	45 of 94

<< Kennedy\_Zhang >>



<< Kennedy\_Zhang >>



<< Kennedy\_Zhang >>







	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : BLANK	
ASUSTeK COMPUTER INC. NB1		Engineer: Kaxidy/Hawk	
Size	Project Name		Rev
A	F5V		1.0
Date: 星期一, 四月 23, 2007		Sheet	50 of 94

<< Kennedy\_Zhang >>



# COMPONENTS SHOWN ARE EXAMPLES ONLY AND NOT NECESSARILY QUALIFIED

BB\_ENA = 0V FOR BACK BIASING DISABLED

MAX1673 SHUTDOWN

-BBN = 0V VIA MAX1673 INTERNAL 1 OHM TO GROUND

N FET A = OFF, P FET B = OFF, N FET C = ON

+BBP = VDD\_CORE


BB\_ENA = +3.3V FOR BACK BIASING ENABLED

MAX1673 ENABLED

-BBN = -.5V

N FET A = ON, P FET B = ON, N FET C = OFF

+BBP = +1.5V



\*\* FOR NO BACK BIASING

DO NOT INSTALL FETS OR REGULATOR LOGIC  
AND INSTALL BEAD A AND RESISTOR A







		Title : <b>BACK BIAS</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <b>Hawk</b>	
Size <b>A</b>	Project Name <b>F5V</b>		Rev <b>1.0</b>
Date: 星期一, 四月 23, 2007		Sheet <b>52</b> of <b>94</b>	

<< Kennedy\_Zhang >>

COMPONENTS SHOWN ARE EXAMPLES ONLY  
AND NOT NECESSARILY QUALIFIED


LTPVSS18 DVSSDI TPVSS MPVSS  
\* PCIE\_PVSS PVSS A2VSSQ AVSSQ

PLACE CAPS FOR THESE GROUNDS CLOSE TO ASIC AND RUN DEDICATED TRACES FROM PINS TO JOIN THE GROUND PLANE WITH ONE VIA AT CAP




ASUS		Title : IO capacitor	
ASUSTek COMPUTER INC. NB1		Engineer: Hawk	
Size	Project Name	Rev	
Custom	FSV	1.0	
Date: 11/23/2007	Sheet 53 of 94		

<< Kennedy\_Zhang >>






«« Kennedy\_Zhang »»

<Variant Name>			
		Title : VRAN2	
Asustek Computers Inc. Net		Engineer: Hawk	
Size	Project Name		Rev
C	FSV		1.0
Date: 10/28/2007		EPage 64 of 64	






<< Kennedy\_Zhang >>



ASUS		Title : AC/BAT JACK	
ASUSTek COMPUTER INC. NB1		Engineer: Hawk	
Size	Project Name	Rev	
B	F5V	1.0	
Date: 11/11/23/2007	Sheet 56 of 94		

<< Kennedy\_Zhang >>






<b>ASUS</b>		<b>Title : +1.2VSUS</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Kaxidy/Hawk</i>	
Size A	Project Name <b>F5V</b>		Rev 1.0
Date: 星期一, 四月 23, 2007	Sheet 57 of 94		

<< Kennedy\_Zhang >>

5		4		3		2		1	
D									
C									
B									
A									
5		4		3		2		1	

		Title : BLANK	
ASUSTeK COMPUTER INC. NB1		Engineer: Kaxidy/Hawk	
Size A	Project Name F5V		Rev 1.0
Date: 星期一, 四月 23, 2007		Sheet 58 of 94	

<< Kennedy\_Zhang >>



<< Kennedy\_Zhang >>

1. P2 unmount R201 for H\_CPURST#, add T205/T206 for CLK\_CPU\_BCLK#/CLK\_CPU\_BCLK test.
2. P6 mount R605 for H\_PWRGD timing, add T603/T604/T605/T606 to HA[32:35]#.
3. P7 unmount R706
4. P20 mount R2001/R2002/R2003/R2009/R2011 for PCI\_REQ#[0:4]
5. P21 change R2121 to 00hm  
add R2124(330hm) for AC2\_RST# according to 968 ACT.  
add R2108/R2112(00hm) for PCIEPRSNTO/1 according to sis ACT  
ADD GMAC OSC25MHZ to GND according to sis ACT.  
unmount L2103,mount L2105 according to spec.  
unmount R2122 for repeat with R2453, change R2120/R2125 PU to +3VSUS according to spec.  
change GPIO17 from VIN4 to S\_A20GATE, add R2127(00hm) for reserve SUSCLK
- 6.P17 add R1708 and R1709 to change BL\_PWM to BL\_ENA to fix garbage
7. P22 change R2217 to 12KOhm, add C2237(22pF) for SATA REXT according to 968 ACT.
8. P24 add R2434 for A20GATE to H\_A20M#,add R2457 for A20GATE to S\_A20GATE,add R2456 to PU S\_A20GATE
9. P29 add R2909/R2910(00hm), unmount L2901 for EMI.
10. P30 change D3002 to R3009 for OS#\_OC to avoid no EC reset, .  
delete D3004 for DDR power are not SUS power,  
add R3045 for VSUS\_GD# PU, change GPJ0 to VIN4 to control NEW card shutdown, add R3046 for VIN4,  
Add R3019 for INSTANTON#
11. P33/P5/P32 change the P/N of CE3202/CE501/CE3301/CE3302/CE3303/CE3304 for low cost
12. P37 mount R3716/Q3715 for +VCCP discharge
13. P42 change IDSEL to PCI\_AD24
- 14.P46 add D4602 for VGA\_RST#
15. P48 unmount L4803/R4809, delete L4801  
unmount R4806,mountQ4801/R4807/Q4802/R4808
16. P53 change L5335/L5338 to match the current.
- 17.P55 change X5501 to +-10ppm to follow spec,add C5508/C5509 to match X5501
18. P56 add C5609 for over current damaging charge IC.
19. P4 Change C440 from 0.1UF to 0.22UF
20. P10 change L1001 to 2A to match the current,, Add +1.2VS delay circuit.
- 21.P21 Add VGA\_RST# to GPIO7, add R2140 for VGA\_RST#.
- 22.P47 Unmount R4759,mount R4758 for Vram changed from 03G151236011 to 03G151236012.

- R2.0
- 1.R29 unmount R2907, connect PCIE\_PRSNT1 to CPPE#
- R21 unmount R2109, mount R2119, change R2118 from 00hm to 4.7KOhm but unmount R2118
- 2.P27 change R2708 to 00hm and mount it to not support C3 mode
- 3.P33&22 add two TFS2061 (U3301/U3302) to avoid not start up caused by USB device with external power supply
- 4.P21 add R2141 to connect OS#\_OC to PM\_THERMTRIP#, change R2141 to Q2101
- 5.P30 change C3009/C3003 to 6.8pF
- 6.P27 change C2706/C2707 to 24pF
- 7.P55 change C5508/C5509 to 22pF
- 8.P33 unmount R3313/R3305/R3304/R3303/R3310/R3316/R3308/R3306, mount L3304/L3301/L3305/L3303, mount D3302/D3303/D3306/D3307/D3301
- 9.P47 add R4747/R4749 to reserve EDID\_DAT/EDID\_CLK to DDC3
- 10.P30 change Q3003 PU from +5V to +5VS
- 11.P5 unmount R506
- 12.P56 change R5601 to 20KOhm
- 13.P20 unmount R2054,add and mount C2010
- P32 add R3215 to connect S\_CBLIDA to IDE\_DIAG, unmount C3206
- P22 add and unmount C2215/C2238/C2239/C2236, add and mount C2206
- 14.P27 change 4in1 cardreader
- 15.P47 mount R4704/R4705/R4706/R4707
- P18 change DVI bead to R1832/R1833/R1834/R1835/R1836/R1837/R1838/R1839,change R1832/R1833/R1834/R1835/R1836/R1837/R1838/R1839 reference to L1806/L1807/L1808/L1809/L1810/L1811/L1812/L1813
- 16.P21 Unmount L2105, mount L2103
- 17.P21 change R2116 from 330hm to 200hm, change R2117 from 330hm to 00hm, change R2119 from 330hm to 200hm
- P24 change R2418 from 330hm to 00hm, change R2420 from 330hm to 00hm, change R2419 from 330hm to 00hm, change R2422 from 330hm to 00hm, change R2423 from 330hm to 00hm, change R2425 from 330hm to 00hm
- P25 change R2514 from 330hm to 470hm

- F5VL
1. P2/3 change CPU socket to P
2. P32 delete R3205/R3212
3. P59 add C5902/C5903 for EMI

			Title : BLANK	
ASUSTek COMPUTER INC. HELL			Engineer: KazidyHawk	
Size	Project Name		Rev	
C	F5V		1.0	
Date	2011-05-25-2007	Sheet	65	65

<< Kennedy\_Zhang >>


5		4		3		2		1	
D									
C									
B									
A									

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : BLANK	
ASUSTeK COMPUTER INC. NB1		Engineer: Kaxidy/Hawk	
Size	Project Name		Rev
A	F5V		1.0
Date: 星期一, 四月 23, 2007		Sheet	62 of 94

<< Kennedy\_Zhang >>

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : BLANK	
ASUSTeK COMPUTER INC. NB1		Engineer: Kaxidy/Hawk	
Size	Project Name		Rev
A	F5V		1.0
Date: 星期一, 四月 23, 2007		Sheet	63 of 94

<< Kennedy\_Zhang >>

5		4		3		2		1	
D									
C									
B									
A									



5		4		3		2		1	
D									
C									
B									
A									
5		4		3		2		1	

		Title : <b>BLANK</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Kaxidy/Hawk</i>	
Size <b>A</b>	Project Name <b>F5V</b>		Rev 1.0
Date: 星期一, 四月 23, 2007		Sheet 65 of 94	

<< Kennedy\_Zhang >>

5		4		3		2		1	
D									
C									
B									
A									
		</							

5		4		3		2		1	
D									
C									
B									
A									


5		4		3		2		1	
D									
C									
B									
A									

5		4		3		2		1	
D									
C									
B									
A									
5		4		3		2		1	

		Title : <b>BLANK</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Kaxidy/Hawk</i>	
Size <b>A</b>	Project Name <b>F5V</b>		Rev 1.0
Date: 星期一, 四月 23, 2007		Sheet 69 of 94	

<< Kennedy\_Zhang >>

5		4		3		2		1	
D									
C									
B									
A									
5		4		3		2		1	

		Title : <b>BLANK</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Kaxidy/Hawk</i>	
Size <b>A</b>	Project Name <b>F5V</b>		Rev 1.0
Date: 星期一, 四月 23, 2007		Sheet 70 of 94	

<< Kennedy\_Zhang >>

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1


		Title : BLANK	
ASUSTeK COMPUTER INC. NB1		Engineer: Kaxidy/Hawk	
Size	Project Name		Rev
A	F5V		1.0
Date: 星期一, 四月 23, 2007		Sheet	71 of 94

<< Kennedy\_Zhang >>

5		4		3		2		1	
D									
C									
B									
A									




	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : BLANK	
ASUSTeK COMPUTER INC. NB1		Engineer: Kaxidy/Hawk	
Size	Project Name		Rev
A	F5V		1.0
Date: 星期一, 四月 23, 2007		Sheet	73 of 94

<< Kennedy\_Zhang >>

5		4		3		2		1	
D									
C									
B									
A									

5		4		3		2		1	
D									
C									
B									
A									
5		4		3		2		1	

		Title : <b>BLANK</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Kaxidy/Hawk</i>	
Size A	Project Name <b>F5V</b>		Rev 1.0
Date: 星期一, 四月 23, 2007		Sheet 75 of 94	

<< Kennedy\_Zhang >>

5		4		3		2		1	
D									
C									
B									
A									
5		4		3		2		1	

		Title : <b>BLANK</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Kaxidy/Hawk</i>	
Size <b>A</b>	Project Name <b>F5V</b>		Rev 1.0
Date: 星期一, 四月 23, 2007		Sheet 76 of 94	

<< Kennedy\_Zhang >>

5		4		3		2		1	
D									
C									
B									
A									
5		4		3		2		1	


		Title : <b>BLANK</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Kaxidy/Hawk</i>	
Size <b>A</b>	Project Name <b>F5V</b>		Rev 1.0
Date: 星期一, 四月 23, 2007		Sheet <i>77</i> of <i>94</i>	

<< Kennedy\_Zhang >>

5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				

		Title : <b>BLANK</b>		
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Kaxidy/Hawk</i>		
Size	Project Name		Rev	
A	<b>F5V</b>		1.0	
Date: 星期一, 四月 23, 2007		Sheet 78 of 94		

<< Kennedy\_Zhang >>




<< Kennedy\_Zhang >>












<< Kennedy\_Zhang >>

+2.5V



<Variant Name>




**Title :**POWER\_I/O\_+3VA & +2.5V

Engineer: *Johnson*

Size Custom	Project Name <b>F5V</b>	Rev 1.0
Date: 5月11日 23, 2007	Sheet 84 of 94	


<< Kennedy\_Zhang >>




<Variant Name>		
		Title :N/A
<OrgName>		Engineer: Johnson
Size B	Project Name <b>FSV</b>	Rev 1.0
Date: 星期日, 四月 23, 2007	Sheet 86 of 94	



<< Kennedy\_Zhang >>







<Variant Name>	
	Title : N/A
<OrgName> Engineer: Johnson	
Size Custom	Project Name F5V
Rev 1.0	
Date: 4/26/2007 10:11 23, 2007	Sheet 89 of 94

<< Kennedy\_Zhang >>


BATTERY IN DETECT



ADAPTER IN DETECT





+2.5VREF




<Variant Name>			
ASUS		Title :POWER_DETECT	
<OrgName>		Engineer: Johnson	
Size	Project Name	Rev	
Custom	F5V	1.0	
Date: 2007-10-23		Sheet	90 of 94

<< Kennedy\_Zhang >>

# SUSC#\_STAGE POWER




## SUSB#\_PWR POWER




<Variant Name>		Title :POWER_LOAD SWITCH	
ASUS		Engineer: Johnson	
<OrgName>		Project Name	
Size		Rev	
Custom		F5V	
Date: 2007-10-23		Sheet 81 of 94	

<< Kennedy\_Zhang >>



<< Kennedy\_Zhang >>





<< Kennedy\_Zhang >>

ASUS		Title :POWER_FLOWCHART	
Engineer: Johnson			
Rev	Project Name	Rev	
1.0	FSV	1.0	
Date: 2007-10-25	Project	Rev	1.0