




	5	4	3	2	1
D					D
C					C
B					B
A					A
					<div>ASUS®</div> <div>Title :</div>
					Engineer: <i>Peter Lo</i>
Size	Project Name			Rev	
A	Rocky30			1.0	
Date: <i>Thursday, October 18, 2007</i>				Sheet	<i>6</i> of <i>94</i>
	5	4	3	2	1

+3VS  +3VS 3,8,11,14,15,20,22,23,24,25,29,30,31,37,40,41,45,46,48,50,51,53,54,57,58,59,61,91,92
 +1.8V  +1.8V 8,9,11,13,83,91
 M_VREF_MCH  M_VREF_MCH 8,9,11

SMBus Slave Address:A0H

temp_5886_t101
(12G025M22000LV with 12G025C2200WLV
co-lay symbol)

SMBus Slave Address: A0H

Place near SO-DIMM_0

Layout Note: Place these caps near SO DIMM 0




Layout Note: Place these caps near SO DIMM 0

VREF -> 10/10 mils

SO-DIMM 0 is placed nearer the
GMCH than SO-DIMM 1







Layout Note: Place these Caps near SO DIMM 0

PLACE NEAR SO-DIMM_0 / SO-DIMM_1








Layout Note: Place these Caps near SO DIMM 1

VREF -> 10/10 mils



Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS





CAP 0.1U within 100 mils from GMCH

H_D#0	F2	H_D#_0
H_D#1	G8	H_D#_1
H_D#2	F8	H_D#_2
H_D#3	E6	H_D#_3
H_D#4	G2	H_D#_4
H_D#5	H6	H_D#_5
H_D#6	H2	H_D#_6
H_D#7	F6	H_D#_7
H_D#8	D4	H_D#_8
H_D#9	H3	H_D#_9
H_D#10	M9	H_D#_10
H_D#11	M11	H_D#_11
H_D#12	J1	H_D#_12
H_D#13	J2	H_D#_13
H_D#14	N12	H_D#_14
H_D#15	J6	H_D#_15
H_D#16	P2	H_D#_16
H_D#17	L2	H_D#_17
H_D#18	R2	H_D#_18
H_D#19	N9	H_D#_19
H_D#20	L6	H_D#_20
H_D#21	M5	H_D#_21
H_D#22	J3	H_D#_22
H_D#23	N2	H_D#_23
H_D#24	R1	H_D#_24
H_D#25	N5	H_D#_25
H_D#26	N6	H_D#_26
H_D#27	P13	H_D#_27
H_D#28	N8	H_D#_28
H_D#29	L7	H_D#_29
H_D#30	N10	H_D#_30
H_D#31	M3	H_D#_31
H_D#32	Y3	H_D#_32
H_D#33	AD14	H_D#_33
H_D#34	Y6	H_D#_34
H_D#35	Y10	H_D#_35
H_D#36	Y12	H_D#_36
H_D#37	Y14	H_D#_37
H_D#38	Y7	H_D#_38
H_D#39	W2	H_D#_39
H_D#40	AA8	H_D#_40
H_D#41	Y9	H_D#_41
H_D#42	AA13	H_D#_42
H_D#43	AA9	H_D#_43
H_D#44	AA11	H_D#_44
H_D#45	AD11	H_D#_45
H_D#46	AD10	H_D#_46
H_D#47	AD13	H_D#_47
H_D#48	AE12	H_D#_48
H_D#49	AE9	H_D#_49
H_D#50	AA2	H_D#_50
H_D#51	AD8	H_D#_51
H_D#52	AA3	H_D#_52
H_D#53	AD3	H_D#_53
H_D#54	AD7	H_D#_54
H_D#55	AE14	H_D#_55
H_D#56	AE3	H_D#_56
H_D#57	AC1	H_D#_57
H_D#58	AE3	H_D#_58
H_D#59	AC3	H_D#_59
H_D#60	AE11	H_D#_60
H_D#61	AE8	H_D#_61
H_D#62	AG2	H_D#_62
H_D#63	AD6	H_D#_63

H_SWING C5
H_RCOMP E3

H_CUPURST#
H_CUPUSLP#

H_VREF
H_DVREF

CANTIGA_CHIPSET

ISOH

H_A#_3	A14	H_A#3
H_A#_4	C15	H_A#4
H_A#_5	F16	H_A#5
H_A#_6	H13	H_A#6
H_A#_7	C18	H_A#7
H_A#_8	M16	H_A#8
H_A#_9	J13	H_A#9
H_A#_10	P16	H_A#10
H_A#_11	R16	H_A#11
H_A#_12	N17	H_A#12
H_A#_13	M13	H_A#13
H_A#_14	E17	H_A#14
H_A#_15	P17	H_A#15
H_A#_16	F17	H_A#16
H_A#_17	G20	H_A#17
H_A#_18	B19	H_A#18
H_A#_19	J16	H_A#19
H_A#_20	E20	H_A#20
H_A#_21	H16	H_A#21
H_A#_22	J20	H_A#22
H_A#_23	L17	H_A#23
H_A#_24	A17	H_A#24
H_A#_25	B17	H_A#25
H_A#_26	L16	H_A#26
H_A#_27	C21	H_A#27
H_A#_28	J17	H_A#28
H_A#_29	H20	H_A#29
H_A#_30	B18	H_A#30
H_A#_31	K17	H_A#31
H_A#_32	B20	H_A#32
H_A#_33	F21	H_A#33
H_A#_34	K21	H_A#34
H_A#_35	L20	H_A#35

H_ADS#	H12	H_ADS#	3
H_ADSTB#_0	B16	H_ADSTB#0	3
H_ADSTB#_1	G17	H_ADSTB#1	3
H_BNR#	A9	H_BNR#	3
H_BPR#	E11	H_BPR#	3
H_BRO#	G12	H_BRO#	3
H_DEFER#	E9	H_DEFER#	3
H_DBSY#	B10	H_DBSY#	3
HPLL_CLK	AH7	CLK_MCH_BCLK	29
HPLL_CLK#	J11	CLK_MCH_BCLK#	29
H_DPWR#	F9	H_DPWR#	3
H_DRDY#	H9	H_DRDY#	3
H_HIT#	E12	H_HIT#	3
H_HITM#	H11	H_HITM#	3
H_LOCK#	C9	H_LOCK#	3
H_TRDY#		H_TRDY#	3

H_DINV#_0	J8	H_DINV#0	3
H_DINV#_1	L3	H_DINV#1	3
H_DINV#_2	Y13	H_DINV#2	3
H_DINV#_3	Y1	H_DINV#3	3
H_DSTBN#_0	L10	H_DSTBN#0	3
H_DSTBN#_1	M7	H_DSTBN#1	3
H_DSTBN#_2	AA5	H_DSTBN#2	3
H_DSTBN#_3	AE6	H_DSTBN#3	3
H_DSTBP#_0	L9	H_DSTBP#0	3
H_DSTBP#_1	M8	H_DSTBP#1	3
H_DSTBP#_2	AA6	H_DSTBP#2	3
H_DSTBP#_3	AE5	H_DSTBP#3	3

H_REQ#_0	B15	H_REQ#0
H_REQ#_1	K13	H_REQ#1
H_REQ#_2	F13	H_REQ#2
H_REQ#_3	B13	H_REQ#3
H_REQ#_4	B14	H_REQ#4

H_RS#_0	B6	H_RS#0	3
H_RS#_1	F12	H_RS#1	3
H_RS#_2	C8	H_RS#2	3

3	H_A#[35:3]	H_A#[35:3]
3	H_REQ#[4:0]	H_REQ#[4:0]
3	H_D#[63:0]	H_D#[63:0]



7 M_A_DQ[0:63]

M A DQ0 AJ38
M A DQ1 AJ41
M A DQ2 AN38
M A DQ3 AM38
M A DQ4 AJ36
M A DQ5 AJ40
M A DQ6 AM44
M A DQ7 AM42
M A DQ8 AN43
M A DQ9 AN44
M A DQ10 AU40
M A DQ11 AT38
M A DQ12 AN41
M A DQ13 AN39
M A DQ14 AU44
M A DQ15 AU42
M A DQ16 AV39
M A DQ17 AY44
M A DQ18 BA40
M A DQ19 BD43
M A DQ20 AV41
M A DQ21 AY43
M A DQ22 BA41
M A DQ23 BC40
M A DQ24 AY37
M A DQ25 BD38
M A DQ26 AV37
M A DQ27 AT36
M A DQ28 AY38
M A DQ29 BB38
M A DQ30 AV36
M A DQ31 AW36
M A DQ32 BD13
M A DQ33 AU11
M A DQ34 BC11
M A DQ35 BA12
M A DQ36 AU13
M A DQ37 AV13
M A DQ38 BD12
M A DQ39 BC12
M A DQ40 BB9
M A DQ41 BA9
M A DQ42 AU10
M A DQ43 AV9
M A DQ44 BA11
M A DQ45 BD9
M A DQ46 AY8
M A DQ47 BA6
M A DQ48 AV5
M A DQ49 AV7
M A DQ50 AT9
M A DQ51 AN8
M A DQ52 AU5
M A DQ53 AU6
M A DQ54 AT5
M A DQ55 AN10
M A DQ56 AM11
M A DQ57 AM5
M A DQ58 AJ9
M A DQ59 AJ8
M A DQ60 AN12
M A DQ61 AM13
M A DQ62 AJ11
M A DQ63 AJ12

U1001D

SA_BS_0
SA_BS_1
SA_BS_2

SA_RAS#
SA_CAS#
SA_WE#

SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7

SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7

SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_MA_14

DDR SYSTEM MEMORY A

CANTIGA_CHIPSET

8 M_B_DQ[0:63]

M B DQ0 AK47
M B DQ1 AH46
M B DQ2 AP47
M B DQ3 AP46
M B DQ4 AJ46
M B DQ5 AJ48
M B DQ6 AM48
M B DQ7 AP48
M B DQ8 AU47
M B DQ9 AU46
M B DQ10 BA48
M B DQ11 AY48
M B DQ12 AT47
M B DQ13 AR47
M B DQ14 BA47
M B DQ15 BC47
M B DQ16 BC46
M B DQ17 BC44
M B DQ18 RG43
M B DQ19 BF43
M B DQ20 BE45
M B DQ21 BC41
M B DQ22 BE40
M B DQ23 BF41
M B DQ24 RG38
M B DQ25 BF38
M B DQ26 BH35
M B DQ27 RG35
M B DQ28 BH40
M B DQ29 BG39
M B DQ30 BG34
M B DQ31 BH34
M B DQ32 BH14
M B DQ33 BG12
M B DQ34 BH11
M B DQ35 BG8
M B DQ36 BH12
M B DQ37 BF11
M B DQ38 BF8
M B DQ39 BG7
M B DQ40 BC5
M B DQ41 BC6
M B DQ42 AY3
M B DQ43 AY1
M B DQ44 BF6
M B DQ45 BF5
M B DQ46 BA1
M B DQ47 BD3
M B DQ48 AV2
M B DQ49 AU3
M B DQ50 AR3
M B DQ51 AN2
M B DQ52 AY2
M B DQ53 AV1
M B DQ54 AP3
M B DQ55 AR1
M B DQ56 AL1
M B DQ57 AL2
M B DQ58 AJ1
M B DQ59 AH1
M B DQ60 AM2
M B DQ61 AM3
M B DQ62 AH3
M B DQ63 AJ3

U1001E

SB_BS_0
SB_BS_1
SB_BS_2

SB_RAS#
SB_CAS#
SB_WE#

SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7

SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7

SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_MA_14

DDR SYSTEM MEMORY B

CANTIGA_CHIPSET

BC16 M B BS0 8,9
BB17 M B BS1 8,9
BB33 M B BS2 8,9

AU17 M B RAS# 8,9
BG16 M B CAS# 8,9
BF14 M B WE# 8,9

AM47 M B DM0
AY47 M B DM1
BD40 M B DM2
BF35 M B DM3
BG11 M B DM4
BA3 M B DM5
AP1 M B DM6
AK2 M B DM7

AL47 M B DQS0
AV48 M B DQS1
BG41 M B DQS2
RG37 M B DQS3
BH9 M B DQS4
BB2 M B DQS5
AU1 M B DQS6
AN6 M B DQS7
AL46 M B DQS8
AV47 M B DQS9
BH41 M B DQS10
BH37 M B DQS11
BG9 M B DQS12
BC2 M B DQS13
AT2 M B DQS14
AN5 M B DQS15

AV17 M B A0
BA25 M B A1
BC25 M B A2
AU25 M B A3
AW25 M B A4
BB28 M B A5
AU28 M B A6
AW28 M B A7
AT33 M B A8
BD33 M B A9
BB16 M B A10
AW33 M B A11
AY33 M B A12
BH15 M B A13
AU33 M B A14





Title : Cantiga--DDR2 (3)

Engineer: Peter Lo

Size	Project Name	Rev
Custom	Rocky30	1.0
Date: Monday, February 04, 2008	Sheet 12 of 94	








CFG5 : DMI STRAP
HIGH = DMI X 4 (Default)
LOW = DMI X 2

CFG6 : Integrated TPM Host Interface
HIGH = iTPM disable (Default)
LOW = iTPM enable

CFG7 : Intel ME Crypto Strap Transport Layer Security cipher suite
HIGH = With confidentiality (Default)
LOW = Without confidentiality

CFG9 : PCIE GRAPHIC LANE
LOW = Reverse Lanes
HIGH = Normal Operation (Default)

CFG16 : FSB Dynamic ODT
HIGH = Enable (Default)
LOW = Disable




CFG10 : PCIe Loopback
HIGH = Disable (Default)
LOW = Enable


CFG [13:12] : XOR/ALL-Z
00 = Reserved
01 = XOR Mode Enabled
10 = All-Z Mode Enabled
11 = Normal Operation (Default)

CFG19 : DMI Lane Reversal
LOW = NORMAL (default)
HIGH = Reverse Lanes

CFG20 : SDVO/PCIE CONCURRENT MODE
LOW = ONLY SDVO or PCIE is Operational (Default)
HIGH = SDVO and PCIE are operating simultaneously via the PEG port









ICH9M Boot BIOS select

LPC	GNT#0	CS#1	(default)
1	1	1	
2	1	0	
3	0	1	



	PCB_ID2
14"/15"	L
13"	H

```
CL_VREF0 ~= 0.405 V
```


CL_VREF0 routing rules

Width = 12 mils min



Spacing = 12 mils min



Break-out: 5 mils on 5 mils for 300 mils max

ICH9-M



EC






U2502-AT24C08A :
 Stuff : R2506 ; U2502 ; R2507 ; R2508 ; R2509
 Nostuff : R2505

U2503-AT88SC0808C :
 Stuff : U2503
 Nostuff : R2505 ; R2506 ; R2507 ; R2508 ; R2509




ASUS		Title : SPI ROM	
		Engineer: Peter Lo	
Size Custom	Project Name Rocky30		Rev 1.0
Date: Monday, February 04, 2008		Sheet 25 of 94	

5					4					3					2					1				
D																								
C																								
B																								
A																								
															<div><div><div><div><div></div><div>ASUS®</div></div><div></div></div><div><div><div><div></div><div>Title :</div></div><div><div>Engineer: <i>Peter Lo</i></div></div></div><div><div><div><div>Size</div><div>A</div></div><div><div>Project Name</div><div>Rocky30</div></div><div><div>Rev</div><div>1.0</div></div></div><div><div>Date: <i>Thursday, October 18, 2007</i></div><div>Sheet <i>26</i> of <i>94</i></div></div></div></div></div></div>									
5					4					3					2					1				


+VCCP 5,10,11,13,14,20,23,80,82
+3VS 3,7,8,11,14,15,20,22,23,24,25,30,31,37,40,41,45,46,48,50,51,53,54,57,58,59,61,91,92




C2917,C2918,C2919 near CLK Gen.



BCLK	FSB	FSLC	FSLB	FSLA
166	667	0	1	1
200	800	0	1	0
266	1066	0	0	0




C2921, C2922, C2923, C2924, C2925, C2926, C2927, C2928, C2929, C2930 near CLK Gen.



CR#_A	0 = SRC 0	1 = SRC 2	SATA
CR#_B	0 = SRC 1	1 = SRC 4	MCH
CR#_C	0 = SRC 0	1 = SRC 2	
CR#_D	0 = SRC 1	1 = SRC 4	
CR#_E	SRC 6		WLAN
CR#_F	SRC 8		LAN
CR#_G	SRC 9		New Card
CR#_H	SRC 10		Robson


Latched Input Select

0 = SRC 8 Decide pin
1 = CPU_ITP CLK 46,47




27_Select=0, Decide pin
pin#13/14=DOT96; 13/14,17/18
pin#17/18=LCD_SST;




27_Select=1, Decide pin
pin#13/14=SRC0;
pin#17/18=27MHz non-spread SE clock;




For GM/GL, need to PD for 96MHz output.
For PM, need to PU for 27MHz output.




For Switch



For Thermal Control Method




TOUCH PAD CONN




TP : Touch Pad
TP1: Track Point

TRACK POINT CONN




Keyboard Connector



Reserve for WWAN




IO BOARD





For EMI, Close to J5351

12G18310260DLV








MBR1 and MBR2 use 07G001145011LV
 MQ1 ~ MQ4 use 07G003093211LV
 ML1 Nostuff
 MR8 Nostuff
 MC7 Nostuff
 MJ1, MJ3, MJ4, MJ5 Nostuff
 MJ2 use 12G17100002DLV


AMOM



Transformer
close CN3402





H3404
C59D59N
1.5MM-NPTH







DePOP Circuit




JACK GND



SPEAKER AMP




EXT MICROPHONE






Reserved the external MIC
bias(T filter).

SPEAKER CONNECTOR








		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size Custom	Project Name Rocky30		Rev 1.0
Date: Thursday, October 18, 2007		Sheet	39 of 94








Block A









PLACE ESD Diodes near VGA port



LVDS CNT








Power Switch for LCD Power






		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size	Project Name		Rev
C	Rocky30		1.0
Date:	Thursday, October 18, 2007	Sheet	47 of 84


Thermal Sensor





ODD CON




SATA HDD CON







IO BOARD




SMALL BOARD





For Media Control Board




Wireless Switch





ASUS			Title : IO BOARD	
			Engineer: Peter Lo	
Size B	Project Name Rocky30			Rev 1.0
Date: Monday, February 04, 2008		Sheet 53 of 94		












LED CONN




Power Button CONN












DC IN CONN





Without Battery & Pull out Adapter

Battery CONN




Blue Tooth




To match WHQL test.Due to BT wake up to spend much time if use +3V.So,change to +3VS,let BT can work quickly when S3 wake up.


CPU



TOP 5CT236B236X236D91 PTH




CR236X236D91 PTH



BOT 5CT236B236X236D91 PTH




C236D91 PTH




MCH NUT


(mirror)




MINI CARD



For Fan Stand Off
C236B189D150 PTH (mirror)




For KB Stand Off
C236B189D150 PTH



@ H6534 SMD169X169



For BT StandOff



TOOLING HOLE


For ICT




ASUS		Title MDC NUT & Hinksink NUT	
		Engineer: <i>Peter Lo</i>	
Size Custom	Project Name Rocky30		Rev 1.0
Date: Tuesday, January 22, 2008		Sheet 65	of 94


	A		B		C		D		E
E									
D									
C									
B									
A									



		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size	Project Name		Rev
Custom	Rocky30		1.0
Date: Thursday, October 18, 2007		Sheet	67 of 94



		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size	Project Name		Rev
Custom	Rocky30		1.0
Date: <i>Thursday, October 18, 2007</i>		Sheet	68 of 94



Power On Sequence





Title :

Engineer: *Peter Lo*

Size
A


Project Name	Rocky30
--------------	----------------

Rev
1.0


Date: Thursday, October 18, 2007

Sheet 79 of 94

3.3V level logic level: DPRSLPVR, SHDN#
1.05V level logic: VID, PSI#, DPRSTP#
$$POUT = (VCSN2 - VGND5) \times (CSP1 - CNS1 + CSP2 - CSN2) / 16.67mV$$




+5V / +3.3V POWER SUPPLY



(TONSEL = FLOAT, 1.5V = 360KHz /
1.05V = 300KHz)




+1.8V / +0.9VS POWER SUPPLY



<Variant Name>



5	4	3	2	1
D				
C				
B				
A				



Title : POWER_SHUTDOWN#

<OrgName>

Engineer:

Size

A4

Project Name

Rocky30


Rev

1.0


Date: Saturday, January 26, 2008

Sheet 87 of 94

BATTERY CHARGER



5	4	3	2	1
D				
C				
B				
A				



Title : TFT-LCD DRIVE

<OrgName>


Engineer:

Size	Project Name	Rev
A4	Rocky30	1.0


Date: Friday, January 11, 2008

Sheet 89 of 94


BATTERY IN DETECT




ADAPTER IN DETECT




SUSB#_PWR Load SW



SUSC#_PWR Load SW



Enable Signal



POWER GOOD DETECTER

