



R13 INTEL UMA/DISCRETE SYSTEM DIAGRAM

01





Processor pull-up (CPU)

DEL



NB5


Document Number

0.22uF AC coupling Caps for PCIE GEN1/2/3

0.22uF AC coupling Caps for PCIE GEN1/2/3

PEG_ICOMPI and RCOMPO signals
should be routed within 500 mils typical
impedance = 43 mohms PEG_ICOMPO
signals should be routed within 500 mils
typical impedance = 14.5 mohms

Sandy Bridge Processor (DDR3)





Sandy Bridge_rPGA_Rev0p61
rpg989-47989-socket
DGG-9000005
IC SOCKET RPGA 989P(P1.0,M/H3.0)

Sandy Bridge_rPGA_Rev0p61
rpg989-47989-socket
DGG-9000005
IC SOCKET RPGA 989P(P1.0,M/H3.0)




PROJECT : R13
Quanta Computer Inc.


Size Custom	Document Number SNB 2/4 (DDR3 I/F)	Rev 3A
Date: Saturday, September 18, 2010 Sheet 3 of 39		



Sandy Bridge Processor (GND)



Sandy Bridge Processor (RESERVED, CFG)




Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



CFG[6:5] (PCIe Port Bifurcation Straps)

```
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```




PROJECT : R13
Quanta Computer Inc.


Size Custom	Document Number SNB 4/4 (GND)	Rev 3A
Date: Saturday, September 18, 2010		Sheet 5 of 39




07




RTC Circuitry(RTC)




HDA Bus(CLG)



PCH JTAG Debug(CLG)



PCH SPI ROM(CLG)



Vender	Size	P/N
EON	4MB	AKE39FN0Q00 (EN25F32-100HIP)
Winbond	4MB	AKE391P0N00 (W25Q32BVSSiG)
Socket		DG008000031








PROJECT : R13
Quanta Computer Inc.

Size Custom	Document Number PCH 2/6 (SATA/HDA/SPI)	Rev 3A
Date: Saturday, September 18, 2010	Sheet 7 of 20	

PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit									
SPKR	Different from Calpella No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up										
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)										
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>0</td><td>SPI</td></tr><tr><td>0</td><td>1</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	0	SPI	0	1	LPC	[Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1#
GNT1#	GNT0#	Boot Location											
1	0	SPI											
0	1	LPC											
GPIO19	Different from Calpella Boot BIOS Selection 0 [bit-0]	PWROK											
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN									
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)										
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm										
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V										
HDA_SDO	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)										
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)										
GPIO28	Different from Calpella On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable										

PCI/USB/C# Pull-up(CLG)




Cougar Point (GPIO,VSS_NCTF,RSVD)

Clock Gen Power OK (CLG)








09




MFG-TEST



GPIO Pull-up/Pull-down(CLG)




GFX Present




BOARD ID SETTING


Model	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
R13 UMA	0	0	0	0	0	0
R13 DIS	0	0	0	0	0	1
	0	0	0	0	0	0
	0	0	0	0	0	0
	0	0	0	0	0	0




Cougar Point-M (POWER)




COUGAR POINT (POWER)




UMA Only, If have power noise issue then stuff it.




IBEX PEAK-M (GND)






IBEX PEAK-M (GND)









del M2 solution

4/27: layout modify




PCI EXPRESS INTERFACE



9/6 SI for AMD.

9/6 SI for AMD.




CONFIGURATION STRAPS			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
RSVD BIF_VGA_DIS RSVD	GPIO8 GPIO9 GPIO21	VGA ENABLED	0 0 0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO{13:11}	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	0
RSVD AUD[1] AUD[0]	GENERICC HSYNC VSYNC	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0 11

AMD RESERVED CONFIGURATION STRAPS		
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
H2SYNC	GENERICC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET		
GPIO21_BB_EN		

Memory Aperture size

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.




PROJECT : R13
Quanta Computer Inc.


Size Custom	Document Number	Rev
	Seymour GND / LVDS/ Straps	3A
Date: Saturday, September 18, 2010	Sheet 16 of 39	



6,29 EC_PWROK




Size Custom	Document Number Seymour_Power_and_NC	Rev 3A
Date: Saturday, September 18, 2010 Sheet 17 of 39		





support 1Gbit
VRAM (64M X 16)

DIVIDER RESISTORS	GDDR5	DDR3
MVREF TO 1.8V (Ra)	40.2R	40.2R
MVREF TO GND (Rb)	100R	100R

PLACE MVREFD DIVIDERS
AND CAPS CLOSE TO ASIC




MEMORY INTERFACE




PROJECT : R13
Quanta Computer Inc.

Size Custom	Document Number Seymour/MEM_Interface	Rev 3A
Date: Saturday, September 18, 2010	Sheet 18	of 39








LID Switch

20



100mA





follow L7 location



USBP4- R52 0.4 USBP4- R

USBP4+ R54 0.4 USBP4+ R

change to +5VS5



SI change to AX type



SI modify



PROJECT : R13
Quanta Computer Inc.

Size	Document Number	Rev
Custom	LCD CONN/LID/CAM	3A
Date: Saturday, September 18, 2010	Sheet 20 of 39	





close to HDMI conn

6	IN_CLK#	IN_CLK#	C280	0.1U/10V_4	C_TXC_HDMI-
6	IN_CLK	IN_CLK	C288	0.1U/10V_4	C_TXC_HDMI+
6	IN_D0#	IN_D0#	C307	0.1U/10V_4	C_TX0_HDMI-
6	IN_D0	IN_D0	C309	0.1U/10V_4	C_TX0_HDMI+
6	IN_D1#	IN_D1#	C298	0.1U/10V_4	C_TX1_HDMI-
6	IN_D1	IN_D1	C303	0.1U/10V_4	C_TX1_HDMI+
6	IN_D2#	IN_D2#	C313	0.1U/10V_4	C_TX2_HDMI-
6	IN_D2	IN_D2	C314	0.1U/10V_4	C_TX2_HDMI+




DISCRETE HDMI I2C SELECT

Close to HDMI Connector





PROJECT : R13
Quanta Computer Inc.

CRT PORT





HOLE





PROJECT : R13
Quanta Computer Inc.



CPU FAN




SATA HDD CONNECTOR




SATA ODD CONNECTOR



follow INTEL DG change eject PU to +3V.




High : ODD power down
Low : ODD power on




PROJECT : R13
Quanta Computer Inc.

Size Custom Document Number HDD/ODD/FAN Rev 3A
Date: Saturday, September 18, 2010 Sheet 23 of 39






BLUETOOTH




LEFT SIDE USBX2


change to AL000547005




change to ELEC CAP




Right SIDE USBX1



Line out





MIC



PROJECT : R13
Quanta Computer Inc.

Size Custom	Document Number USB/BT/Audio Jack	Rev 3A
Date: Saturday, September 18, 2010	Sheet 26 of 39	






PROJECT : R13
Quanta Computer Inc.

Size Custom	Document Number RTL8165EH	Rev 3A
Date: Saturday, September 18, 2010 Sheet 27 of 39		


POWER BOTTON CONNECT



KEYBOARD Con.



SI un-install




KEYBOARD PULL-UP


28

EC KB3930 has included K/B pull-up resistor and function


LED Con.



TOUCH PAD Con.



To TOUCH PAD SW board




PROJECT : R13
Quanta Computer Inc.


Size Custom	Document Number LED/KB/SW/TP	Rev 3A
Date: Saturday, September 18, 2010		Sheet 28 of 39




Mini PCI-E Card 1 WLAN


30













- 1.Alert trace routing between data and clock trace
- 2.Refer to ground
- 3.Keep out 20 mils















39


$$V_o = 0.75 (R_1 + R_2) / R_2$$
