











R18D INTEL UMA/DISCRETE SYSTEM DIAGRAM







Vender	Part	Part Number	Part Description
ICS	ICS9LVS3197	AL003197001	IC OTHER(32P) ICS9LVS3197AKLFT(MLF)
Realtek	RTM890N-632	AL000890000	IC OTHER(32P) RTM890N-632-GRT(QFN)
Silego	SLG8LV595VTR	AL000595000	IC OTHER(32P)SLG8LV595VTR(QFN)

-1.05V <10,11,12,14,41>
 -1.5V <6,32>
 -3V <3,10,11,12,13,14,15,16,17,19,22,23,24,25,26,27,29,30,31,32,35,36,38>








<5,7,35>	+VCORE	
<3,5,13,14,31,34,35,36,40>	+1.05V_VTT	
<3,15,16,36,37,38>	+1.5VSUS	
<5,14,34>	+1.8V	
<40>	+VGCORE_IGPU	
<5>	+1.5V_CPU	
	+VCCTTG	

Max 22A VTT Rail Values are
Auburndal VTT=1.05V
Clarksfield VTT=1.1V



PROJECT : R18D
Quanta Computer Inc.

Size Custom	Document Number PROCESSER 47(Power2)	Rev 1A
Date: Tuesday, February 15, 2011	Sheet 6 of 42	



Size Custom	Document Number PROCESSER 5/7(POWER3)	Rev 1A
Date: Tuesday, February 16, 2014	Sheet 7 of 43	

ARRANDALE PROCESSOR (GND)

U3018J	U3018J
BU62	VSS90
BU58	VSS91
BU55	VSS92
BU51	VSS93
BU48	VSS94
BU44	VSS95
BU37	VSS96
BU32	VSS97
BU25	VSS98
BU21	VSS99
BU18	VSS100
BU14	VSS101
BU11	VSS102
BU7	VSS103
BU42	VSS104
BU35	VSS105
BU6	VSS106
BM70	VSS107
BM61	VSS108
BM44	VSS109
BM32	VSS110
BM24	VSS111
BM17	VSS112
BL52	VSS113
BL55	VSS114
BL48	VSS115
BL26	VSS116
BL28	VSS117
BL20	VSS118
BK63	VSS119
BK60	VSS120
BK53	VSS121
BK34	VSS122
BK10	VSS123
BU4	VSS124
BU21	VSS125
BJS	VSS126
BJ	VSS127
BH70	VSS128
BH67	VSS129
BH55	VSS130
BH47	VSS131
BH24	VSS132
BH20	VSS133
BH15	VSS134
BG51	VSS135
BG36	VSS136
BG26	VSS137
BG30	VSS138
BF13	VSS139
BF8	VSS140
BF70	VSS141
BE65	VSS142
BE3	VSS143
BE1	VSS144
BD53	VSS145
BD50	VSS146
BD46	VSS147
BD42	VSS148
BD39	VSS149
BD14	VSS150
BB71	VSS151
BB62	VSS152
BB57	VSS153
BB53	VSS154
BB50	VSS155
BB46	VSS156
BB42	VSS157
BB39	VSS158
BB7	VSS159
BB1	VSS160
BA70	VSS161
AV71	VSS162
AV68	VSS163
AV62	VSS164
AV59	VSS165
AV55	VSS166
AV51	VSS167
AV48	VSS168
AR42	VSS169
AR39	VSS170
AR36	VSS171
AR33	VSS172
AR32	VSS173
AR30	VSS174
AR28	VSS175
AR26	VSS176
AR24	VSS177
AR23	VSS178
AR21	VSS179
AR19	VSS180
AR17	VSS181
AR15	VSS182
AR14	VSS183
AR13	VSS184
AR11	VSS185
AR4	VSS186
AP70	VSS187
AP54	VSS188
AN62	VSS189
AN55	VSS190
AY44	VSS191
AY41	VSS192
AY37	VSS193
AY35	VSS194
AY33	VSS195
AY30	VSS196
AY28	VSS197
AY26	VSS198

CARD_BGA1P0

U3018J	U3018J
AH53	VSS202
AH51	VSS203
AH48	VSS204
AH44	VSS205
AH41	VSS206
AH37	VSS207
AH32	VSS208
AH30	VSS209
AH29	VSS210
AH27	VSS211
AH26	VSS212
AH25	VSS213
AH24	VSS214
AH23	VSS215
AH22	VSS216
AH21	VSS217
AH20	VSS218
AH19	VSS219
AH18	VSS220
AH17	VSS221
AH16	VSS222
AH15	VSS223
AH14	VSS224
AG9	VSS225
AG8	VSS226
AF69	VSS227
AF62	VSS228
AE70	VSS229
AE67	VSS230
AE64	VSS231
AD62	VSS232
AD59	VSS233
AD56	VSS234
AD53	VSS235
AD50	VSS236
AD49	VSS237
AD42	VSS238
AD39	VSS239
AC67	VSS240
AC66	VSS241
AC14	VSS242
AC5	VSS243
AT64	VSS244
AT10	VSS245
AR62	VSS246
AR57	VSS247
AB53	VSS248
AB50	VSS249
AB46	VSS250
AB42	VSS251
AB39	VSS252
AB37	VSS253
AB35	VSS254
AB33	VSS255
AB32	VSS256
AB30	VSS257
AB29	VSS258
AB28	VSS259
AB27	VSS260
AB25	VSS261
AB21	VSS262
AB19	VSS263
AB17	VSS264
AB15	VSS265
AB14	VSS266
AB9	VSS267
AA66	VSS268
AA64	VSS269
AA62	VSS270
AA57	VSS271
AA50	VSS272
AA48	VSS273
AA46	VSS274
AA42	VSS275
AA39	VSS276
AA37	VSS277
AA35	VSS278
AA32	VSS279
AA30	VSS280
AA28	VSS281
AA26	VSS282
AA25	VSS283
AA24	VSS284
AA23	VSS285
AA21	VSS286
AA19	VSS287
FA20	VSS374
FA17	VSS375
E37	VSS376
E30	VSS377
E16	VSS378
E12	VSS379
D41	VSS380
D38	VSS381
D34	VSS382
D31	VSS383
D27	VSS384
D24	VSS385
D20	VSS386
D17	VSS387
D10	VSS388
D6	VSS389
B65	VSS390
B40	VSS415

CARD_BGA1P0


U3018J	U3018J
VSS404	A40
VSS405	A38
VSS406	A29
VSS407	A27
VSS408	A22
VSS410	A12
VSS411	A15
VSS412	A8
VSS413	B62
VSS393	B58
VSS394	B65
VSS395	B61
VSS396	B46
VSS398	B44
VSS399	A55
VSS400	A52
VSS401	A48
VSS402	A47
VSS403	AA15
VSS398	AA17
VSS399	AA4
VSS391	W69
VSS392	W62
VSS393	W57
VSS395	W53
VSS396	W50
VSS397	W46
VSS398	W42
VSS399	W3
VSS400	W1
VSS401	U70
VSS402	U64
VSS403	U62
VSS404	U53
VSS405	U48
VSS406	U46
VSS407	U39
VSS408	U38
VSS409	U3
VSS410	R10
VSS411	R62
VSS412	R57
VSS413	R53
VSS414	R46
VSS415	R42
VSS416	R39
VSS417	R36
VSS418	R32
VSS419	R24
VSS420	R1
VSS421	N67
VSS422	N63
VSS423	N53
VSS424	N50
VSS425	N46
VSS426	N42
VSS427	N37
VSS428	N33
VSS429	N29
VSS430	N25
VSS431	N21
VSS432	N15
VSS433	M53
VSS434	M42
VSS435	M36
VSS436	M1
VSS437	L70
VSS438	L57
VSS439	L48
VSS440	L47
VSS441	L13
VSS442	K64
VSS443	K53
VSS444	K43
VSS445	K36
VSS446	K34
VSS447	K32
VSS448	K25
VSS449	K17
VSS450	K11
VSS451	K6
VSS452	K4
VSS453	J65
VSS454	J67
VSS455	J48
VSS456	J47
VSS457	J40
VSS458	J9
VSS459	H53
VSS460	H43
VSS461	H36
VSS462	H1
VSS463	G17
VSS464	G16
VSS465	G14
VSS466	G13
VSS467	G12
VSS468	G10
VSS469	G15
VSS470	F48
VSS471	F47
VSS472	F28
VSS473	VSS373

PROJECT : R18D
Quanta Computer Inc.


Size	Document Number	Rev
Custom	PROCESSOR 777(GND)	1A
Date: Thursday, January 13, 2011	Sheet	9 of 42

INTVDDEN - Integrated BUS 1.1V VDD Enable
High - Enable Internal VDD



IBEX PEAK-M (HDA,JTAG,SATA)



IBEX PEAK-M (PCI-E,SMBUS,CLK)




U24E
H40 ADG Ibx-M




IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)

IBEX PEAK-M (GND)


13



	DIS	UMA
Ra	0 ohm	NA
Rb	NA	0 ohm
Rc	0 ohm	NA
Rd	NA	0 ohm



UMA Only. If have power noise issue then stuff it.




8/25 SI modify
Install LDO when UMA


	<2,10,11,12,41>	+1.05V
	<3,5,6,13,31,34,35,36,40>	+1.05V_VTT
	<5,34>	+1.81
<2,3,10,11,12,13,15,16,17,19,22,23,24,25,26,27,29,30,31,32,35,36,38>		+3V
<3,10,11,12,13,17,28,33,34,36,38,40>		+3VS
<23,24,25,27,30,32,38>		+5V
<22,28,33,34,35,36,37,38,40,41>		+5VS





PROJECT : R18D
Quanta Computer Inc.

Size Custom	Document Number PCH 5/5 (POWER)	Rev 1A
----------------	---	-----------






PEX_RST timing



12/28 Nvidia to suggest B5009 not stuff and B5008 and Q5002 stuff.



PROJECT : R18D
Quanta Computer Inc.

Size Custom	Document Number N11M-GE2(PCIe/F)	Rev 1A
Date: Tuesday, February 15, 2011	Sheet 17 of 42	

2.16A

+1.5V_GFX

U5001B

PBGAS33-NVIDIA-GEFORCE250

R03M

<21> VMA_D063.0
 <21> VMA_D067.0
 <21> VMA_D068.0
 <21> VMA_D069.0

2/13 FRAME_BUFFER

FBA_VDDQ_01

FBA_VDDQ_02

FBA_VDDQ_03

FBA_VDDQ_04

FBA_VDDQ_05

FBA_VDDQ_06

FBA_VDDQ_07

FBA_VDDQ_08

FBA_VDDQ_09

FBA_VDDQ_10

FBA_VDDQ_11

FBA_VDDQ_12

FBA_VDDQ_13

FBA_VDDQ_14

FBA_VDDQ_15

FBA_VDDQ_16

FBA_VDDQ_17

FBA_VDDQ_18

FBA_VDDQ_19

FBA_VDDQ_20

FBA_VDDQ_21

FBA_VDDQ_22

FBA_VDDQ_23

FBA_VDDQ_24

FBA_VDDQ_25

FBA_VDDQ_26

FBA_VDDQ_27

FBA_VDDQ_28

FBA_VDDQ_29

FBA_VDDQ_30

FBA_VDDQ_31

FBA_VDDQ_32

FBA_VDDQ_33

FBA_VDDQ_34

FBA_VDDQ_35

FBA_VDDQ_36

FBA_VDDQ_37

FBA_VDDQ_38

FBA_VDDQ_39

FBA_VDDQ_40

FBA_VDDQ_41

FBA_VDDQ_42

FBA_VDDQ_43

FBA_VDDQ_44

FBA_VDDQ_45

FBA_VDDQ_46

FBA_VDDQ_47

FBA_VDDQ_48

FBA_VDDQ_49

FBA_VDDQ_50

FBA_VDDQ_51

FBA_VDDQ_52

FBA_VDDQ_53

FBA_VDDQ_54

FBA_VDDQ_55

FBA_VDDQ_56

FBA_VDDQ_57

FBA_VDDQ_58

FBA_VDDQ_59

FBA_VDDQ_60

FBA_VDDQ_61

FBA_VDDQ_62

FBA_VDDQ_63

FBA_VDDQ_64

FBA_VDDQ_65

FBA_VDDQ_66

FBA_VDDQ_67

FBA_VDDQ_68

FBA_VDDQ_69

FBA_VDDQ_70

FBA_VDDQ_71

FBA_VDDQ_72

FBA_VDDQ_73

FBA_VDDQ_74

FBA_VDDQ_75

FBA_VDDQ_76

FBA_VDDQ_77

FBA_VDDQ_78

FBA_VDDQ_79

FBA_VDDQ_80

FBA_VDDQ_81

FBA_VDDQ_82

FBA_VDDQ_83

FBA_VDDQ_84

FBA_VDDQ_85

FBA_VDDQ_86

FBA_VDDQ_87

FBA_VDDQ_88

FBA_VDDQ_89

FBA_VDDQ_90

FBA_VDDQ_91

FBA_VDDQ_92

FBA_VDDQ_93

FBA_VDDQ_94

FBA_VDDQ_95

FBA_VDDQ_96

FBA_VDDQ_97

FBA_VDDQ_98

FBA_VDDQ_99

FBA_VDDQ_100

FBA_VDDQ_101

FBA_VDDQ_102

FBA_VDDQ_103

FBA_VDDQ_104

FBA_VDDQ_105

FBA_VDDQ_106

FBA_VDDQ_107

FBA_VDDQ_108

FBA_VDDQ_109

FBA_VDDQ_110

FBA_VDDQ_111

FBA_VDDQ_112

FBA_VDDQ_113

FBA_VDDQ_114

FBA_VDDQ_115

FBA_VDDQ_116

FBA_VDDQ_117

FBA_VDDQ_118

FBA_VDDQ_119

FBA_VDDQ_120

FBA_VDDQ_121

FBA_VDDQ_122

FBA_VDDQ_123

FBA_VDDQ_124

FBA_VDDQ_125

FBA_VDDQ_126

FBA_VDDQ_127

FBA_VDDQ_128

FBA_VDDQ_129

FBA_VDDQ_130

FBA_VDDQ_131

FBA_VDDQ_132

FBA_VDDQ_133

FBA_VDDQ_134

FBA_VDDQ_135

FBA_VDDQ_136

FBA_VDDQ_137

FBA_VDDQ_138

FBA_VDDQ_139

FBA_VDDQ_140

FBA_VDDQ_141

FBA_VDDQ_142

FBA_VDDQ_143

FBA_VDDQ_144

FBA_VDDQ_145

FBA_VDDQ_146

FBA_VDDQ_147

FBA_VDDQ_148

FBA_VDDQ_149

FBA_VDDQ_150

FBA_VDDQ_151

FBA_VDDQ_152

FBA_VDDQ_153

FBA_VDDQ_154

FBA_VDDQ_155

FBA_VDDQ_156

FBA_VDDQ_157

FBA_VDDQ_158

FBA_VDDQ_159

FBA_VDDQ_160

FBA_VDDQ_161

FBA_VDDQ_162

FBA_VDDQ_163

FBA_VDDQ_164

FBA_VDDQ_165

FBA_VDDQ_166

FBA_VDDQ_167

FBA_VDDQ_168

FBA_VDDQ_169

FBA_VDDQ_170

FBA_VDDQ_171

FBA_VDDQ_172

FBA_VDDQ_173

FBA_VDDQ_174

FBA_VDDQ_175

FBA_VDDQ_176

FBA_VDDQ_177

FBA_VDDQ_178

FBA_VDDQ_179

FBA_VDDQ_180

FBA_VDDQ_181

FBA_VDDQ_182

FBA_VDDQ_183

FBA_VDDQ_184

FBA_VDDQ_185

FBA_VDDQ_186

FBA_VDDQ_187

FBA_VDDQ_188

FBA_VDDQ_189

FBA_VDDQ_190

FBA_VDDQ_191

FBA_VDDQ_192

FBA_VDDQ_193

FBA_VDDQ_194

FBA_VDDQ_195

FBA_VDDQ_196

FBA_VDDQ_197

FBA_VDDQ_198

FBA_VDDQ_199

FBA_VDDQ_200

FBA_VDDQ_201

FBA_VDDQ_202

FBA_VDDQ_203

FBA_VDDQ_204

FBA_VDDQ_205

FBA_VDDQ_206

FBA_VDDQ_207

FBA_VDDQ_208

FBA_VDDQ_209

FBA_VDDQ_210

FBA_VDDQ_211

FBA_VDDQ_212

FBA_VDDQ_213

FBA_VDDQ_214

FBA_VDDQ_215

FBA_VDDQ_216

FBA_VDDQ_217

FBA_VDDQ_218

FBA_VDDQ_219

FBA_VDDQ_220

FBA_VDDQ_221

FBA_VDDQ_222

FBA_VDDQ_223

FBA_VDDQ_224

FBA_VDDQ_225

FBA_VDDQ_226

FBA_VDDQ_227

FBA_VDDQ_228

FBA_VDDQ_229

FBA_VDDQ_230

FBA_VDDQ_231

FBA_VDDQ_232

FBA_VDDQ_233

FBA_VDDQ_234

FBA_VDDQ_235

FBA_VDDQ_236

FBA_VDDQ_237

FBA_VDDQ_238

FBA_VDDQ_239

FBA_VDDQ_240

FBA_VDDQ_241

FBA_VDDQ_242

FBA_VDDQ_243

FBA_VDDQ_244

FBA_VDDQ_245

FBA_VDDQ_246

FBA_VDDQ_247

FBA_VDDQ_248

FBA_VDDQ_249

FBA_VDDQ_250

FBA_VDDQ_251

FBA_VDDQ_252

FBA_VDDQ_253

FBA_VDDQ_254

FBA_VDDQ_255

FBA_VDDQ_256

FBA_VDDQ_257

FBA_VDDQ_258

FBA_VDDQ_259

FBA_VDDQ_260

FBA_VDDQ_261

FBA_VDDQ_262

FBA_VDDQ_263

FBA_VDDQ_264

FBA_VDDQ_265

FBA_VDDQ_266

FBA_VDDQ_267

FBA_VDDQ_268

FBA_VDDQ_269

FBA_VDDQ_270

FBA_VDDQ_271

FBA_VDDQ_272

FBA_VDDQ_273

FBA_VDDQ_274

FBA_VDDQ_275

FBA_VDDQ_276

FBA_VDDQ_277

FBA_VDDQ_278

FBA_VDDQ_279

FBA_VDDQ_280

FBA_VDDQ_281

FBA_VDDQ_282

FBA_VDDQ_283

FBA_VDDQ_284

FBA_VDDQ_285

FBA_VDDQ_286

FBA_VDDQ_287

FBA_VDDQ_288

FBA_VDDQ_289

FBA_VDDQ_290

FBA_VDDQ_291

FBA_VDDQ_292

FBA_VDDQ_293

FBA_VDDQ_294

FBA_VDDQ_295

FBA_VDDQ_296

FBA_VDDQ_297

FBA_VDDQ_298

FBA_VDDQ_299

FBA_VDDQ_300

FBA_VDDQ_301


FBA_VDDQ_302



FBA_VDDQ_303

FBA_VDDQ_304


FBA_VDDQ_305

FBA_VDDQ_306





	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	XCLK_47	FB_0_BAR_SIZE	SMB_ALT_ADDR	VA_DEVIC
ROM_SCLK	PCI.DEVIDE[4]	SUB_VENDOR	SLT_CLK_CFG	PEX_PLL_EN_TERM
ROM_S1	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	PCI.DEVID[3]	PCI.DEVID[2]	PCI.DEVID[1]	PCI.DEVID[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	RESERVED	PCIE_MAX_SPEED	DP_PLL_VDD03V

VRAM Configuration Table				
RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_#1
0000		Reserved		
0010	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Hynix		PD 15K
0011	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Samsung		PD 20K
0110	DDR3 128Mx16x8, 128bit, 1GB,800MHz	Hynix		PD 35K
0111	DDR3 128Mx16x8, 128bit, 1GB,800MHz	Samsung		PD 45K
XXXX				
XXXX				

GPIO ASSIGNMENTS


GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	NVDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	Memory VREF SELECT
11	I/O	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	THERM_LOAD_STEP_DOWN
14	OUT	N/A	THERM_LOAD_STEP_UP




PROJECT : R18D
Quanta Computer Inc.

Document Number
N12P-GV(GPIO/STRAPS)


Date: Tuesday, February 15, 2011 Sheet 20 of 43




CRT PORT




HOLE



CPU





VGA





PROJECT : R18D
Quanta Computer Inc.

Size Custom	Document Number CRT,Hole	Rev 1A
Date: Tuesday, February 15, 2011	Sheet 24 of 42	



CPU FAN




SATA HDD CONNECTOR




SATA ODD CONNECTOR




follow INTEL DG change eject PU to +3V.




		PROJECT : R18D	
		Quanta Computer Inc.	
Size	Document Number	HDD/ODD/FAN	
Custom			
Date: Tuesday, February 15, 2011	Sheet	25	of 42
	Rev	1A	






29





IND SMD 4.7UH $\pm 20\%$ 680MA (CBC2518T4R7M)
CV-4707M200




Power trace Layout 寬度 > 60mil
> 60mil



Transformer for 10/100



Lan Con.




<2,3,10,11,12,13,14,15,16,17,19,22,23,24,25,26,27,30,31,32,35,36,38> +3V_LANVCC +3V




PROJECT : R18D
Quanta Computer Inc.

Size	Document Number	Rev
Custom	RTL8165EH	1A
Date: Tuesday, February 15, 2011	Sheet 29 of 42	


POWER BOTTON CONNECT




KEYBOARD Con.



LED Con.




1. +3V
2. SATA_LED#
3. PWR_LED#
4. GND




TOUCH PAD Con.

```
change to +3VSUS
close conn
```





To TOUCH PAD SW board






PROJECT : R18D
Quanta Computer Inc.

Size Custom	Document Number LED/KB/SW/TP	Rev 1A
Date: Tuesday, February 15, 2011		Sheet 30 of 42












Connect to input caps


```
+VCORE
Countinue current:24A
Peak current:40A
OCP minimum 48A
```












PROJECT : R18D
Quanta Computer Inc.

Size Custom	Document Number UMA GPU CORE (RT8152C)	Rev 1A
Date: Wednesday, February 16, 2011 Sheet 40 of 42		



PROJECT : R18D
Quanta Computer Inc.

Size Custom	Document Number +1.05V (RT8238A)	Rev 1A
Date: Wednesday, February 16, 2011		Sheet 41 of 42

-->Pre SI
Page 19
1.Delete L5005, C5096,C5097,C5098,C5099,C5100 and connect +SP_PLLVDD to +NV_PLLVDD
2.L5004 change to bead 220ohm (ESR=0.5) 0603.
3.C5088 change to 22uF_0805
Page 11
1.delete Q35.

Page 17
1.delete L5000 and C5074.
2.connect +3V_GFX to GPU ball AG9 with a 0.1uF cap C5075.
3.New add R5060 for test.
4.L5001 change to bead 120ohm@100MHz (ESR=0.18ohm) 0603.
5.C5073 should be 4.7uF_X7R_0805.
6.C5072 should be 1uF_X7R_0603.
7.C5071 should be 0.1uF_X7R_0402.
8.PCIE change to PEX_TX0-7 and PEX_RX0-7 on GPU side for X8 lane configuration
9.unstuff R5009 and R5008 Q5002 stuff for test
9.delete L5002 for Widiat recommend

Page 18
1.L5003 change to bead 30ohm (ESR=0.01) 0603.
2.C5085 change to 1uF_X7R_0603
3.Delete C5084.

Page 21
1.R5096 and R5103 change to 162ohm_1%.
Page 31

1.New add R5105 and R5106 2.2K pull up resistors to +3V for GPUT_CLK and GPUT_DATA on EC side.
2.Delete D20,Q25,D19,R500.

Page 20
1.delete R5081,R5082,R5082.
2.New add R5085 and R5086 10K pull down resistors to GFX_CORE_CNTRL0 and GFX_CORE_CNTRL1
3.Change R5047 to 5K pull up for ROM_SCLK
4.Change R5080 to 10K for JTAG_TRST# pull down.
5.R5084 can be no stuff for JTAG_TCK
6.New add Q5010 for AC/Batt# function.
7.New add Q5011.