

# Compal Confidential

## NAWE5 Schematics Document


AMD Danube

Champlain Processor with RS880M/SB820/Park VGA

2010-04-29

LA5753 REV: 1.A

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	NAWE5 LA-5753P
				Date	Tuesday, May 18, 2010
				Sheet	1 of 48
				Rev	1.A

**Model Name : AMD Danube + Park**

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE_0	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_1	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die Northbridge of CPU(0.8-1.1V)	ON	OFF	OFF
+0.75VS	+0.75VS LDO power rail for DDR3 VTT	ON	ON	OFF
+1.1VS	1.1V switched power rail for NB VDDC & VGA	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+1.5VS	1.5V power rail for PCIE Card	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
--------	--------	-----------	------------

EC SM Bus1 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	EMC1402-1 (CPU)	100_1100b	4CH
			EMC1412-A (GPU)	111_1100b	7CH
			TMP411C (GPU)	100_1110b	4EH
			EMC1403-2 (DDR,WWAN)	100_1101b	4DH

SB820

SM Bus 0 address

Device	Address	HEX	Device	Address
Clock Generator (SILEGO SLG8SP626)	1101 001Xb	D2		
DDR DIMM1	1001 000Xb	90		
DDR DIMM2	1001 010Xb	94		

EC SM Bus2 address



SB820

SM Bus 1 address

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF


BOM Config  
EXT CLK Mode:EXT@  
INT CLK mode:INT@  
UMA only SKU: UMA@  
DIS ONLY (Park S3): DIS@  
LAN GIGA: 8151@  
CMOS@  
BT@  
3G@  
S@  
H@  
LAN 100: 8152@  
ESATA@  
HDMI@+HDMI\_UMA@  
HDMI@+HDMI\_DIS@  
Express Card: EXP@  
KB\_LED: E7@

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List		
				Page 3	Document Number	Rev
				NAWE5 LA-5753P		1.A
				Date	Tuesday, May 18, 2010	Sheet 3 of 48



Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2008/10/06		Deciphered Date		2010/04/30		Title		AMD CPU S1G4 HT I/F			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Document Number		NAWE5 LA-5753P		Rev 1A	
								Custom					
								Date: Tuesday, May 18, 2010		Sheet 4 of 48			


## Processor DDR3 Memory Interface




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	AMD CPU S1G4 DDRII I/F
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	NAWE5 LA-5753P
				Rev	1.A
Date:		Tuesday, May 18, 2010	Sheet		5 of 48




## VDD (+CPU\_CORE) decoupling.





## VDDIO decoupling.




## +CPU\_CORE\_NB decoupling.



## VDDR decoupling.





Security Classification		Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	AMD CPU S1G4 PWR & GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FOX PZ6382A-284S-41F_Champion				Document Number	Rev 1.A
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NAWE5 LA-5753P	
Date: Tuesday, May 18, 2010		Sheet 7		of 48	



**DIMM\_A Rervse H:4mm**  
 <Address: 00>

DDRA\_SQ0[0..63] → DDRA\_SQ0[0..63] [5]  
 DDRA\_SDM0[0..71] → DDRA\_SDM0[0..71] [5]  
 DDRA\_SMA[0..151] → DDRA\_SMA[0..151] [5]



Place near DIMM1

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2008/10/06				Title			
				Deciphered Date				DDR1 SO-DIMM 1			
				2010/04/30				Document Number			
								NAWE5 LA-5753P			
								Date			
								Tuesday, May 18, 2010			
								Sheet			
								8 of 48			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Rev 1.0  
 Custom











## UMA HDMI

**R1.0**


PCIE MTX GRX P0			C488	1	2	0.1U 0402 16V7K			
PCIE MTX GRX N0	C489	1	2	0.1U 0402 16V7K			HDMI UMA@		UMA, HDMI_P0
PCIE MTX GRX P1					C491	1	2	0.1U 0402 16V7K	UMA, HDMI_N0
PCIE MTX GRX N1	C490	1	2	0.1U 0402 16V7K			HDMI UMA@		UMA, HDMI_P1
PCIE MTX GRX P2					C497	1	2	0.1U 0402 16V7K	UMA, HDMI_N1
PCIE MTX GRX N2	C500	1	2	0.1U 0402 16V7K			HDMI UMA@		UMA, HDMI_P2
PCIE MTX GRX P3					C499	1	2	0.1U 0402 16V7K	UMA, HDMI_N2
PCIE MTX GRX N3	C498	1	2	0.1U 0402 16V7K			HDMI UMA@		UMA, HDMI_P3
							HDMI UMA@		UMA, HDMI_N3

**Cap close NB**



RS880 A11(SA000032710)


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	RS880-HT/PCIE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	NAWE5 LA-5753P	
				Date	Tuesday, May 18, 2010	Sheet



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	RS880 VEDIO/CLK GEN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESPONSIBLE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	NAWE5 LA-5753P
				Date	Tuesday, May 18, 2010




## PCIE LANE REVERSAL



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	PARK-S3 PCIE/LVDS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	NAWE5 LA-5753P	1.A
Date:		Tuesday, May 18, 2010		Sheet	13	of 48






[18] M\_DA[63..0] M\_DA[63..0]  
[18] M\_MA[13..0] M\_MA[13..0]  
[18] M\_DQM[7..0] M\_DQM[7..0]  
[18] M\_DQS[7..0] M\_DQS[7..0]  
[18] M\_DQS#[7..0] M\_DQS#[7..0]




M\_DA0 K27 DQA\_0  
M\_DA1 J29 DQA\_1  
M\_DA2 H30 DQA\_2  
M\_DA3 H32 DQA\_2  
M\_DA4 G29 DQA\_3  
M\_DA5 F28 DQA\_4  
M\_DA6 F32 DQA\_5  
M\_DA7 F30 DQA\_6  
M\_DA8 C30 DQA\_7  
M\_DA9 F27 DQA\_8  
M\_DA10 A28 DQA\_9  
M\_DA11 C28 DQA\_10  
M\_DA12 E27 DQA\_12  
M\_DA13 G26 DQA\_13  
M\_DA14 D26 DQA\_14  
M\_DA15 F25 DQA\_15  
M\_DA16 A25 DQA\_16  
M\_DA17 C25 DQA\_17  
M\_DA18 E25 DQA\_18  
M\_DA19 D24 DQA\_19  
M\_DA20 E23 DQA\_20  
M\_DA21 F23 DQA\_21  
M\_DA22 D22 DQA\_22  
M\_DA23 F21 DQA\_23  
M\_DA24 E21 DQA\_24  
M\_DA25 D20 DQA\_25  
M\_DA26 A19 DQA\_26  
M\_DA27 D18 DQA\_27  
M\_DA28 F17 DQA\_28  
M\_DA29 C17 DQA\_29  
M\_DA30 A17 DQA\_30  
M\_DA31 E17 DQA\_31  
M\_DA32 D16 DQA\_32  
M\_DA33 F15 DQA\_33  
M\_DA34 A15 DQA\_34  
M\_DA35 D14 DQA\_35  
M\_DA36 F13 DQA\_36  
M\_DA37 C13 DQA\_37  
M\_DA38 A13 DQA\_38  
M\_DA39 E13 DQA\_39  
M\_DA40 D11 DQA\_40  
M\_DA41 C11 DQA\_41  
M\_DA42 F11 DQA\_42  
M\_DA43 A9 DQA\_43  
M\_DA44 C9 DQA\_44  
M\_DA45 F9 DQA\_45  
M\_DA46 D8 DQA\_46  
M\_DA47 E7 DQA\_47  
M\_DA48 A7 DQA\_48  
M\_DA49 C7 DQA\_49  
M\_DA50 F7 DQA\_50  
M\_DA51 E5 DQA\_51  
M\_DA52 C3 DQA\_52  
M\_DA53 A3 DQA\_53  
M\_DA54 E1 DQA\_54  
M\_DA55 C1 DQA\_55  
M\_DA56 G7 DQA\_56  
M\_DA57 G6 DQA\_57  
M\_DA58 G1 DQA\_58  
M\_DA59 G3 DQA\_59  
M\_DA60 J6 DQA\_60  
M\_DA61 J1 DQA\_61  
M\_DA62 J3 DQA\_62  
M\_DA63 J5 DQA\_63

MEMORY INTERFACE

MAA\_0 K17 M\_MA0  
MAA\_1 J20 M\_MA1  
MAA\_2 H23 M\_MA2  
MAA\_3 G24 M\_MA3  
MAA\_4 H24 M\_MA4  
MAA\_5 J19 M\_MA5  
MAA\_6 K19 M\_MA6  
MAA\_7 J14 M\_MA7  
MAA\_8 K14 M\_MA8  
MAA\_9 J11 M\_MA9  
MAA\_10 J13 M\_MA10  
MAA\_11 H11 M\_MA11  
MAA\_12 G11 M\_MA12  
MAA\_13/BA2 J16 M\_BA2 [18]  
MAA\_14/BA0 L15 M\_BA0 [18]  
MAA\_15/BA1 E32 M\_DQM0  
DQMA\_0 E30 M\_DQM1  
DQMA\_1 A21 M\_DQM2  
DQMA\_2 C21 M\_DQM3  
DQMA\_3 E13 M\_DQM4  
DQMA\_4 D12 M\_DQM5  
DQMA\_5 E3 M\_DQM6  
DQMA\_6 F4 M\_DQM7  
RDQSA\_0 H28 M\_DQS0  
RDQSA\_1 C27 M\_DQS1  
RDQSA\_2 A24 M\_DQS2  
RDQSA\_3 E19 M\_DQS3  
RDQSA\_4 E15 M\_DQS4  
RDQSA\_5 D10 M\_DQS5  
RDQSA\_6 D6 M\_DQS6  
RDQSA\_7 G5 M\_DQS7  
WDQSA\_0 H27 M\_DQS#0  
WDQSA\_1 A27 M\_DQS#1  
WDQSA\_2 C23 M\_DQS#2  
WDQSA\_3 C19 M\_DQS#3  
WDQSA\_4 E9 M\_DQS#4  
WDQSA\_5 C5 M\_DQS#5  
WDQSA\_6 H4 M\_DQS#6  
WDQSA\_7 L18 M\_ODT0  
ODTA0 K16 M\_ODT1  
ODTA1 H26 M\_CLK0  
CLKA0 H25 M\_CLK#0  
CLKA1 G8 M\_CLK1  
CLKA1B H9 M\_CLK#1  
G22 M\_RAS#0  
G17 M\_RAS#1  
G19 M\_CAS#0  
G16 M\_CAS#1  
H22 M\_CS#0  
CSA0B\_0 J22 M\_CS#1  
CSA1B\_0 G13 M\_CS#1  
CSA1B\_1 K13  
K20 M\_CKE0  
J17 M\_CKE1  
G25 M\_WE#0  
H10 M\_WE#1  
AB16  
G14  
G20 M\_MA13




Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
Hynix H5TQ1G63BFR-12C	1	0	0
Samsung K4W1G1646E-HC12	0	1	0



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2008/10/06				Title			
Deciphered Date				2010/04/30				PARK-S3 MEM Interface			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B				Document Number			
								NAWE5 LA-5753P			
								Date: Tuesday, May 18, 2010			
								Sheet 15 of 48			


DPE\_VDD10  
DPF\_VDD10

Park-S3: TMDs/DP=110mA@1.0V : LVDS=120mA@1.0V





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				NAWE5 LA-5753P	1.A
Date: Tuesday, May 18, 2010		Sheet		16	of 48






[15] M\_DA[63..0] M\_DA[63..0]  
[15] M\_MA[13..0] M\_MA[13..0]  
[15] M\_DQM[7..0] M\_DQM[7..0]  
[15] M\_DQS[7..0] M\_DQS[7..0]  
[15] M\_DQS#7..0 M\_DQS#7..0



VRAM P/N :  
Samsung : SA000035700 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA 96P)  
Hynix : SA000032400 (S IC D3 64MX16 HSTGTG63BFR-12C FBGA 1.5V)

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PARK-S3 DDR3 VRAM
Size	C	Document Number	NAWE5 LA-5753P	
Date	Tuesday, May 18, 2010	Sheet	18	of 48

Check Timing +1.1VS <50us +3VS for EXT CLKGEN satable



1st (SILEGO) : SA00001Z310 S IC SLG8SP626VTR QFN 72P CLK GEN  
2nd (ICS) : SA000023H10 S IC ICS9LPRS488CKLTF MLF 72P CLK GEN


		CLK_NB_14.318M
RS780		1.1V 158R/90.0R


27M_SEL	1	* NON SPREAD 27M and SPREAD 27M output
	0	differential spread SRC_7 output

SEL_HTT66	1	single-ended 66MHz HTT output
	0	differential 100MHz HTT output

SEL_SATA	1	* NON SPREAD 100M SATA SRC6 output
	0	SPREAD 100M SATA SRC6 output

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				NAWE5 LA-5753P
				Rev 1.A
				Date: Tuesday, May 16, 2010
				1 Sheet 19 of 48







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	SB820 USB/HD audio
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	NAWE5 LA-5753P
				Rev	1.A
Date: Tuesday, May 18, 2010		Sheet 21 of 48			








Security Classification		Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	SB820 power/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.A
				NAWE5 LA-5753P	
				Date: Tuesday, May 16, 2010	Sheet 23 of 48

## REQUIRED STRAPS

Check Internal PU/PD

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LCP_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE GEN2	WATCHDOG TIMER ENABLE	USE DEBUG STRAP	CPU/HT CLK SEL Enable	EC ENABLE	CLOCKGEN ENABLE	H,H = Reserved H,L = SPI ROM L,H = LPC ROM (Default L,NC) L,L = FWH ROM	
PULL LOW	Performance MODE	FORCE PCIE GEN1	WATCHDOG TIMER DISABLE	IGNORE DEBUG STRAP	CPU/HT CLK SEL Disable	EC DISABLE	CLOCKGEN DISABLE		
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT		




## DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI\_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Check AD29,AD28 strap function

check default



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				NAWE5 LA-5753P	1.A
				Date	Sheet
				Tuesday, May 16, 2010	24 of 48

















# CRT Connector








The diagram illustrates the electrical connections for a CRT connector. Key components and connections include:

- Power Supply:** +5VS, +R\_CRT\_VCC, +CRT\_VCC.
- Resistors:** R549 (UMA@ 140 Ohm DIS @ 150 Ohm), R541, R550 (150\_0402\_1%), R551 (10K 0402 5%).
- Capacitors:** C551, C552, C553 (10P\_0402\_50V8J), C554, C555, C556 (10P\_0402\_50V8J), C557 (100P\_0402\_50V8J), C561 (68P\_0402\_50V8J), C562 (68P\_0402\_50V8J).
- Diodes:** D6, D7 (PJDL05C\_SOT23-3), D11 (RB491D\_SC59-3).
- Integrated Circuits:** U17, U18 (74AHCT1G125GW\_SOT353-5).
- Connectors:** JCR1 (TYCO\_1775763-1).
- Traces:** L62, L63, L64, L65, L66 (FCM2012CF-800T06\_2P).
- Signal Lines:** CRT\_R, CRT\_G, CRT\_B, CRT\_HSYNC, CRT\_VSYNC, CRT\_HS2, CRT\_VS2, DSUB\_12, DSUB\_15.
- Notes:** W=40mils (trace width), ME@ (mechanical edge).

Index	Signal	Direction	Source	Frequency	Phase	Amplitude	Offset	Unit	Destination	
[1]	GMCH_CRT_R	→	GMCH CRT R	R677	2	UMA@	1	0.0402	5%	CRT_R
[1]	GMCH_CRT_G	→	GMCH CRT G	R542	2	UMA@	1	0.0402	5%	CRT G
[1]	GMCH_CRT_B	→	GMCH CRT B	R679	2	UMA@	1	0.0402	5%	CRT_B
[11,12]	GMCH_CRT_HSYNC	→	GMCH CRT_HSYNC	R547	2	UMA@	1	0.0402	5%	CRT_HSYNC
[11,12]	GMCH_CRT_VSYNC	→	GMCH CRT_VSYNC	R543	2	UMA@	1	0.0402	5%	CRT_VSYNC
[11]	GMCH_CRT_DATA	→	GMCH CRT DATA	R546	2	UMA@	1	0.0402	5%	CRT_DATA
[11]	GMCH_CRT_CLK	→	GMCH CRT_CLK	R678	2	UMA@	1	0.0402	5%	CRT_CLK

[14]	VGA_CRT_R		VGA_CRT_R	R539	2		1	0.0402	5%	CRT_R
[14]	VGA_CRT_G		VGA_CRT_G	R552	2		1	0.0402	5%	CRT_G
[14]	VGA_CRT_B		VGA_CRT_B	R554	2		1	0.0402	5%	CRT_B
[14]	VGA_CRT_HSYNC		VGA_CRT_HSYNC	R535	2		1	0.0402	5%	CRT_HSYNC
[14]	VGA_CRT_VSYNC		VGA_CRT_VSYNC	R557	2		1	0.0402	5%	CRT_VSYNC
[14]	VGA_CRT_DATA		VGA_CRT_DATA	R538	2		1	0.0402	5%	CRT_DATA
[14]	VGA_CRT_CLK		VGA_CRT_CLK	R556	2		1	0.0402	5%	CRT_CLK

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	Title	CRT Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT TO ANY OTHER DEPARTMENT OR DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT. THIS SHEET MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	NAWE5 LA-5753P
				Date	Tuesday, May 18, 2010



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2010/04/30	HDMI Connector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number	Rev
				1.0	NAWE5 LA-5753P	1.0
				Date	Tuesday, May 16, 2010	Sheet 26 of 48

CMOS@  
R419  
100K\_0402\_5%

CMOS@  
R604  
150K\_0402\_5%

CMOS@  
R420  
0\_0603\_5%

CMOS@  
C687  
0.1U\_0402\_16V4Z

CMOS@  
C683  
0.01U\_0402\_16V7K

CMOS@  
C682  
10U\_0805\_10V4Z

CMOS\_PW

[34] CMOS\_OFF#

DTC124EAKAT146\_SC59-3

Q23 AO3413\_SOT23-3

Q24 CMOS@

[34] INVT\_PWM

[13] VGA\_PNL\_PWM

[11] GMCH\_INV\_T\_PWM

INVT\_PWM

VGA\_PNL\_PWM

GMCH\_INV\_T\_PWM

R451

R450

R452

0\_0402\_5%

0\_0402\_5%



0\_0402\_5%

R442

10K\_0402\_5%


0V

TXCLK+ TXCLK-	DIS@ 1	R466	2	0.0402	5%	VGA_TXCLK+ [13]
	DIS@ 1	R502	2	0.0402	5%	VGA_TXCLK- [13]
TXOUT2- TXOUT2+	DIS@ 1	R509	2	0.0402	5%	VGA_TXOUT2- [13]
	DIS@ 1	R510	2	0.0402	5%	VGA_TXOUT2+ [13]
TXOUT1+ TXOUT1-	DIS@ 1	R514	2	0.0402	5%	VGA_TXOUT1+ [13]
	DIS@ 1	R512	2	0.0402	5%	VGA_TXOUT1- [13]
TXOUT0+ TXOUT0-	DIS@ 1	R513	2	0.0402	5%	VGA_TXOUT0+ [13]
	DIS@ 1	R514	2	0.0402	5%	VGA_TXOUT0- [13]
I2CC_SCL I2CC_SDA	DIS@ 2	R455	1	0.0402	5%	VGA_LCD_CLK [14]
	DIS@ 2	R441	1	0.0402	5%	VGA_LCD_DAT [14]
<b>UMA ONLY</b>						
TXCLK+ TXCLK-	UMA@1	R521	2	0.0402	5%	GMCH_TXCLK+ [11]
	UMA@1	R537	2	0.0402	5%	GMCH_TXCLK- [11]
TXOUT2- TXOUT2+	UMA@1	R555	2	0.0402	5%	GMCH_TXOUT2- [11]
	UMA@1	R549	2	0.0402	5%	GMCH_TXOUT2+ [11]
TXOUT1+ TXOUT1-	UMA@1	R603	2	0.0402	5%	GMCH_TXOUT1+ [11]
	UMA@1	R600	2	0.0402	5%	GMCH_TXOUT1- [11]
TXOUT0+ TXOUT0-	UMA@1	R602	2	0.0402	5%	GMCH_TXOUT0+ [11]
	UMA@1	R601	2	0.0402	5%	GMCH_TXOUT0- [11]
I2CC_SCL I2CC_SDA	UMA@2	R453	1	0.0402	5%	GMCH_LCD_CLK [11]
	UMA@2	R454	1	0.0402	5%	GMCH_LCD_DATA [11]


[illegible]

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>		
Issued Date	2007/10/15	Deciphered Date	2010/04/30	Title	<b>LVDS/CAMERA</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				Customer	1.A	
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NO OTHER INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Tuesday, May 18, 2010	Sheet 27 of 48

### Mini-Express Card for WLAN/WiMAX(Half)




**Reserve for SW mini-pcie debug card.  
Series resistors closed to KBC side.**




### Mini-Express Card for WWAN(Full)

### Mini-Express Card(WWAN 3G)






Vcc 3.3V +/- 8%  
Peak Icc 2750mA  
with max supply droop 50mA  
Average Icc 1000mA



***New Card 34mm Socket (Left/TOP)***



## Express Card Power Switch



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2007/10/15	Deciphered Date		2010/04/30
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				Mini-Card/Nwe Card/SIM	
Size		Document Number			Rev
		NAWE5 LA-5753P			1.A
Date:		Tuesday, May 18, 2010		Sheet	28 of 48








Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2008/10/06				Deciphered Date			
2010/04/30				Title				EMC1403 sensor/FAN			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST B				Document Number				NAWE5 LA-5753P			
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date				Tuesday, May 18, 2010			
				Sheet				31 of 48			











ENE926 ( E0 ) SA00001J5A0







Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2007/10/15		Deciphered Date		2010/04/30		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		2007/10/15		2010/04/30		2010/04/30		BIOS & EC I/O Port			
Document Number		NAWE5 LA-5753P		Rev		1.A		Date			
Tuesday, May 18, 2010		Sheet		34		of		48			

INT\_KBD Conn.





CONN PIN define need double check

To TP/B Conn.






Kill	
STATUS	
1, 2 (LOW)	OFF
2, 3 (HI)	ON

SA00002T000 package 200mil  
S IC FL 16MBIT MX25L1605AM2C-12G SO8 ROM




LED





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/10/15	Deciphered Date	2010/04/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROBOTICS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LED/EC SPI ROM
Date: Tuesday, May 18, 2010				Sheet 36 of 48

+USB\_VCCA  
W=80mils


+USB\_VCCB  
0 W 00mils

## PT®







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/08/18	Deciphered Date	2010/04/30	Title	USB ports/BT/E-SATA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part	Rev
				Doc Number	1.A
				Date:	Tuesday, May 18, 2010
				Sheet	37 of 48



### +5VALW TO +5VS




### +3VALW TO +3VS




### +1.1VALW TO +1.1VS (NB HT)




### +1.5VS




### +1.5V to +1.5VSG



### +1.8VS to +1.8VSG




### +3VSG






Security Classification		Compal Secret Data		Title	
Issued Date	2008/10/06	Deciphered Date	2010/04/30	DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	NAWE5 LA-5753P
				Document Number	Rev 1.A
				Date	Tuesday, May 16, 2010
				Sheet	38 of 48

DC030006J00




Vin Detector	Min.	typ.	Max.
L-->H	17.430V	17.901V	18.384V
H-->L	16.976V	17.262V	17.728V



RTC Battery


ACIN

Precharge detector	Min.	typ.	Max.
L-->H	14.991V	15.381V	15.782V
H-->L	13.860V	14.247V	14.621V





BATT ONLY

Precharge detector	Min.	typ.	Max.
L-->H	7.196V	7.349V	7.505V
H-->L	6.138V	6.214V	6.056V





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/01/06				Title			
Deciphered Date				2010/04/30				DCIN & DETECTOR			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Rev			
Date: Tuesday, May 18, 2010				Sheet 39 of 48				1.0			



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2010/04/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Rev
				Tuesday, May 18, 2010	1.0
				Sheet	40 of 48










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2010/04/30	Title	3VALW/5VALW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 1.0
Date:	Tuesday, May 18, 2010	Sheet	42	of	48












VGA_PCIE	1.0V	1.1 V
PR811	4.53K	3K



1.8VSP  
TDC 2 A  
Peak Current 3 A



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2010/04/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CPU CORE
Size	Document Number	Rev	1.0	
Date:	Tuesday, May 18, 2010	Sheet	47	of 48

## Version change list (P.I.R. List)

Page 1 of 1 for HW

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Del NC parts	cpu internal sensor & debug port parts NC	0.2	6	Del U2,R41,R42,C22,Q2,Q3	2010-02-24	PVT_NAW5
2	Add Park HDMI strap pin	DIS park HDMI abnomal	0.2	14	Add R120,121 (10k.0402)	2010-02-24	PVT_NAW5
3	EMC1412-A address resister	Reserve thermal sensor address	0.2	14	Add R637 (4.7k.0402)	2010-02-24	PVT_NAW5
4	change to Interanl clk GEN	modify Interanl clk PU resister	0.2	19	change R219,R220,R221,R222 Pin 2 from +3VS_CLK to +3VS	2010-02-24	PVT_NAW5
5	change to Interanl clk GEN	using internal CLK GEN	0.2	19	Del EXT@ parts to INT@ parts	2010-02-24	PVT_NAW5
6	change new card PCIE	new card pcie port from NB to SB	0.2	20	PCIE_SB_EXPCARD_TXP;PCIE_SB_EXPCARD_TXN PCIE_EXPCARD_SB_RXP;PCIE_EXPCARD_SB_RXN	2010-02-24	PVT_NAW5
7	Reserve UMA/DIS HDMI strap pin	BIOS demand	0.2	21	add R366;R370 (10k,0402)	2010-02-24	PVT_NAW5
8	new card function	ADD CPUSB# signal	0.2	21	add R545 (0R.0402)	2010-02-24	PVT_NAW5
9	Change Cap footprint size	Change footprint for ME interfere	0.2	23	change C590,,C617,C618 from 10uF.0805 to 0603	2010-02-24	PVT_NAW5
10	Change Cap footprint size	Change footprint for ME interfere	0.2	23	C591,C595,22uF Change to 10uF0603	2010-02-24	PVT_NAW5
11	change R431 location	modify BKOFF# PD resister	0.2	27	R431 (10k.0402)	2010-02-24	PVT_NAW5
12	Add LCD_ENVDD PD Resister	to prevent LCD flicker issue	0.2	27	add R432 (2.2k.0402)	2010-02-24	PVT_NAW5
13	disable VARY_ BL Function	back light controll change to EC	0.2	27	add 451 (0ohm.0402) del R450;R452(0ohm.0402)	2010-02-24	PVT_NAW5
14	Mimi card leakage issue	fix Intel WLAN card leagage issue	0.2	28	Add R719 (100k.0402) add R660;R661(100ohm.0402)	2010-02-24	PVT_NAW5
15	reserve resister for Intel WLAN	for Intel WLAN LED use	0.2	28	add R658 (0ohm.0402)	2010-02-24	PVT_NAW5
16	change CLKREQ_LAN# PU resister	flash Lan MAC sometime has fail	0.2	29	Add R254 (4.7k.0402) del R219 (8.2k.0402)	2010-02-24	PVT_NAW5
17	Del LAN NC parts	disable EN_WOL# Function	0.2	29	del Q43,R274,C495,Q42,C496	2010-02-24	PVT_NAW5
18	LAN Cystal accurate	modify cystal 25MHz of CAP	0.2	29	change C203,C202 from( 27pF to 33pF.0402)	2010-02-24	PVT_NAW5
19	codec common design	codec Internal MIC cap del	0.2	33	Add R612 (0ohm.0402) Del (C516 2.2uF.0603)	2010-02-24	PVT_NAW5
20	KBC Cystal accurate	modify cystal 32.768KHz of CAP	0.2	34	change C730,C733 from(15pF to 27pF.0402)	2010-02-24	PVT_NAW5
21	change ROM footprint	ROM pakage from 150mil to 200mil	0.2	36	change U30 pakage size	2010-02-24	PVT_NAW5
22	BT_LED controll	BT_LED no need diode	0.2	36	Del D20	2010-02-24	PVT_NAW5
23	leakage issue	fix +3VS leakage	0.2	38	Del R627 (100k,0402) add R110 (100k,0402)	2010-02-24	PVT_NAW5
24	Disable discharge circuit	NC discharge circuit parts	0.2	38	del R620,Q50,R626,Q54,R622,Q53,R313,Q14,R638,Q73, R269,Q29,R631,Q67,R635,Q70,R616,Q60,R617,Q61, R636,Q71,R605,Q56,R404,R624,Q55,R629,Q66	2010-02-24	PVT_NAW5
25	Del L28 220 ohm bead	NC part	1.0	12	del L28	2010-02-24	MP_NAW5
26	Del test Resister	Del test 0 ohm Resister	1.0	23,28, 32,35	R447;R4448;R586;R662;R646;R440,R372,R373,R374,R375	2010-04-28	MP_NAW5
27	Reserve JP6 for LED of Num/Cap	For NAW57 power b/d co-lay	1.0	38	Add JP6 Location,ADD R637 100k ohm	2010-04-28	MP_NAW5
28	ADD R430 0ohm , Del U21	reserve RST_buffer	1.0	20	ADD R430 , Del U21	2010-04-28	MP_NAW5
29	For VGA timing	for VGA timing delay +1.8VS	1.0	38	Change R489 from 84.5K to 100K	2010-04-28	MP_NAW5
30	Add C652 & C653 33pF	EMI demand	1.0	32	Add C652 & C653 33pF	2010-04-28	MP_NAW5
31	Change C189 from 330uF to 220uF	change +NB_CORE CAP	1.0	12	Change C189 from 330uF to 220uF	2010-04-28	MP_NAW5

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/04/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (HW)	
Size Custom				Document Number	Rev
				NAWE5 LA-5753P	1.A
Date: Tuesday, May 18, 2010				Sheet	48 of 48