

ZZZ1

PCB  
14\*DAZ@

ZZZ2

LA-7011P  
14\*DA@

ZZZ3

LS-7011P  
14\*DA@

ZZZ4

LS-7013P  
14\*DA@

ZZZ5

LS-7014P  
14\*DA@

# Compal Confidential

## Schematics Document

### PAW10

### Montevina

## with Intel Cantiga + ICH9 core logic

### REV:1.0A

### 2010-12-24

Security Classification	Compal Secret Data			<b>Compal Electronics, Ltd.</b>	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	<b>Cover Sheet</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number <b>LA7011P</b>
				Date: Friday, December 24, 2010	Rev 1.0
				Sheet 1 of 41	

**Clock Generator**  
SLG8SP556VTR

page16

**Mobile Penryn**

uPGA-478 CPU

page4, 5, 6

For 14"  
LS-7011P 4PIN PWR/B  
LS7013P Audio/B  
LS7014P Touch/B

For 15"  
LS-7012P 8PIN PWR/B  
LS7013P Audio/B  
LS7014P Touch/B

H\_A#(3..35)  
H\_D#(0..63)



FSB  
667/800MHz

CRT Connector

page21

LVDS  
Connector

page22

**Intel Cantiga GMCH**

GM45

uFCBGA 1329

page 7, 8, 9, 10, 11, 12, 13

Dual Channel  
DDR3-667/800(1.5V)

**DDR3-SO-DIMM X2**

BANK 0, 1, 2, 3

page 14,15

up to 4G

DMI \*4



C-Link

**Wire Less Mini  
card Slot 1**

page23

6\*PCL-E BUS

**Intel ICH9-M**

page 17, 18, 19, 20

**SPI ROM  
BIOS**

LPC BUS

**EC**

ENE KB926 E0

page27

**AR8151/8152**

10/100/Giga LAN

page24

RJ45 CONN

page25

Int.KBD

page32

**SPI ROM  
BIOS**

page28

**Touch Pad**

page32

AZALIA

**Audio Codec**  
CONEXTAN  
CX20671

page26

**2Channel Speaker**

page26

**Analog MIC\_Int**

page26

14\*USB2.0

**CMOS Camera**

page22

**BlueTooth CONN**

page30

**USB CONN X1(Right)**

page29

**USB PORT X1(Left)**

page29

**USB PORT X1(Left)**

page29

**Audio Jack SB CONN**  
HP X 1+  
MIC\_Ext X1

page30

Card Reader RTS5139

**SATA HDD CONN**

page28

**SATA ODD CONN**

page32

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA7011P
				Date	Friday, December 24, 2010
				Sheet	2 of 41
				Rev	1.0

## DDR3 Voltage Rails

power plane State	+B	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +CPU_CORE +VGA_CORE +1.8VS +0.75VS +1.05VS
S0	○	○	○	○
S3	○	○	○	✗
S5 S4/AC	○	○	✗	✗
S5 S4/ Battery only	○	✗	✗	✗
S5 S4/AC & Battery don't exist	✗	✗	✗	✗

## SMBUS Control Table

	SOURCE	BATT	KB926	SODIMM	CLK CHIP	WLAN WWAN	ICH9	Thermal
EC_SMB_CK1 EC_SMB_DA1	KB926 +3VALW	V +3VALW	X	X	X	X	X	X
EC_SMB_CK2 EC_SMB_DA2	KB926 +3VALW	X	X	X	X	X	X	V +3VS
ICH_SMBCLK ICH_SMBDATA	ICH +3VALW	X	X	V +3VS	V +3VS	V +3VALW	X	X

## I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM	A0	10100000
DDR SO-DIMM	A4	10100100
CLOCK GENERATOR (EXT.)	D2	11010010

## @ FUNCTION

Structure	Description	NON-USE
45@	45 BOM	
BT@	Blue Tooth function	
CMOS@	CMOS CAMERA function	

## PCIe PORT LIST

PORT	DEVICE
1	LAN
2	
3	WLAN
4	
5	
6	
7	
8	



## USB PORT LIST

PORT	DEVICE
0	RIGHT SIDE
1	LEFT SIDE
2	CMOS
3	
4	CARD READER
5	WIRELESS
6	BT
7	USB PORT (ESATA)
8	
9	
10	
11	
12	
13	

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				B	LA7011P
				Date:	Friday, December 24, 2010
				Sheet	3 of 41
				Rev	1.0




Penryn



A circuit diagram showing a 0.1µF capacitor (labeled C834) connected between pin 1 and pin 2. Pin 1 is connected to the XDP\_DBRESET# signal line. Pin 2 is connected to ground, represented by a red triangle symbol.


<http://hobi-elektronika.net>

FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0
1067	266	0	0	0




TRACE CLOSELY CPU < 0.5"  
COMP0, COMP2 layout : Width 18mils and Space 25mils (27.4Ohms)  
COMP1, COMP3 layout : Width 5mils and Space 25mils (55Ohms)  
layout note: Route TEST3 & TEST5 traces on ground referenced layer to the TPs


09/29 Add for power noise



PVT for ESD solution








Security Classification		Compal Secret Data	
Issued Date	2010/09/10	Deciphered Date	2010/08/19
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc.	
Size		Penryn(2/3)-AGTL+GND	
Customer		LA7011P	
Date	Friday, December 24, 2010	Sheet	5 of 41





The trace width/space/other is 18/7/25.

Layout Note:  
Route VCCSENSE and VSSSENSE traces at 27.4 Ohms with 50 mil spacing.  
Place PU and PD within 1 inch of CPU.  
Length matched to within 25 mils.



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Penryn(3/3)-PWR+Bypass		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA7011P	1.0
				Date:	Friday, December 24, 2010	Sheet 6 of 41




Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title <b>Cantiga(I/7)-AGTL+</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number <b>LA7011P</b>	Rev 1.0
				Date	Friday, December 24, 2010	Sheet 7 of 41










CANTIGA ES\_FCBGA1329

GM450

CANTIGA ES\_FCBGA1329

GM450

Security Classification		Compal Secret Data		Title	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA7011P
				Date	Friday, December 24, 2010
				Sheet	9 of 41



For Cantiga: 2.37kohm  
For Crestline: 2.4kohm  
For Calero: 1.5kohm

Note: All LVDS data signals/and it's compliments should be routed Differentially

Layout Note: Place 150  $\Omega$  termination resistors close to GMCH

R736 1 2 150 0402 1% DAC\_RED  
R72 1 2 150 0402 1% DAC\_GRN  
R73 1 2 150 0402 1% DAC\_BLU

10/01  
change R74,R75 from 30ohm to 33ohm

For Cantiga: 1.02kohm  
For Crestline: 1.3kohm  
For Calero: 255ohm






Place the resistor within 500mils  
(1.27mm) of the (G)MCH  
PEGCOMP trace width  
and spacing is 20/25 mils.

Please check Power  
source if want  
support IAMT


LVDS  
TV  
VGA

- PEG\_RX#\_0 H44
- PEG\_RX#\_1 J46
- PEG\_RX#\_2 L44
- PEG\_RX#\_3 L40
- PEG\_RX#\_4 N41
- PEG\_RX#\_5 P48
- PEG\_RX#\_6 N44
- PEG\_RX#\_7 T43
- PEG\_RX#\_8 U43
- PEG\_RX#\_9 Y48
- PEG\_RX#\_10 Y36
- PEG\_RX#\_11 AA43
- PEG\_RX#\_12 AD37
- PEG\_RX#\_13 AC47
- PEG\_RX#\_14 AD39
- PEG\_RX#\_15
- PEG\_TX#\_0 J41
- PEG\_TX#\_1 M46
- PEG\_TX#\_2 M47
- PEG\_TX#\_3 M40
- PEG\_TX#\_4 M42
- PEG\_TX#\_5 R48
- PEG\_TX#\_6 N38
- PEG\_TX#\_7 T40
- PEG\_TX#\_8 U37
- PEG\_TX#\_9 U40
- PEG\_TX#\_10 Y40
- PEG\_TX#\_11 AA46
- PEG\_TX#\_12 AA37
- PEG\_TX#\_13 AA40
- PEG\_TX#\_14 AD43
- PEG\_TX#\_15 AC46
- PEG\_TX#\_0 J42
- PEG\_TX#\_1 L46
- PEG\_TX#\_2 M48
- PEG\_TX#\_3 M39
- PEG\_TX#\_4 M43
- PEG\_TX#\_5 R47
- PEG\_TX#\_6 N37
- PEG\_TX#\_7 T39
- PEG\_TX#\_8 U36
- PEG\_TX#\_9 U39
- PEG\_TX#\_10 Y38
- PEG\_TX#\_11 Y46
- PEG\_TX#\_12 AA36
- PEG\_TX#\_13 AA39
- PEG\_TX#\_14 AD42
- PEG\_TX#\_15 AD46


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cantiga(4/7)-VGA/LVDS	
Size	Custom	Document Number	LA7011P	Rev	1.0
Date:	Friday, December 24, 2010	Sheet	10	of	41




Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title <b>Cantiga(6/7)-VCC-1</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					<b>LA7011P</b>	1.0
Date:				Friday, December 24, 2010	ISheet	11 of 41



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>		
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>Cantiga(6/7)-VCC-1</b>		
				Size	Document Number	Rev
					LA7011P	1.0
				Date:	Friday, December 24, 2010	Sheet 12 of 41




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2010/09/10		2010/08/19		Cantiga(7/7)-GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size Custom		Document Number	
				LA7011P	
Date:		Friday, December 24, 2010		Sheet 13 of 41	



DDR3 SO-DIMM A H=4mm Reverse type

<-> DDR\_A\_D[0..63]  
 <-> DDR\_A\_DM[0..7]  
 <-> DDR\_A\_DQS[0..7]  
 <-> DDR\_A\_DQS#0..7  
 <-> DDR\_A\_MA[0..14]


# Pre MP ADD for ESD solution



For Arranale only +VREF\_DQ\_DIMMA supply from a external 1.5V voltage divide circuit.


07/17/2009

Place closely pin JDIMM1.30




1224 Change C639 to @ for download image fail issue

Layout Note:  
Place near DIMM



VDDQ(1.5V) =  
 3\*330uf / 12m ohm (TOTAL FOR 2 SO-DIMMs)  
 6\*0603 10uf (PER CONNECTOR)  
 VTT(0.75V) =  
 3\*0805 10uf 4\*0402 1uf  
 VREF =  
 1\*0402 0.1uf 1\*0402 2.2uf  
 VDDSPD (3.3V) =  
 1\*0402 0.1uf 1\*0402 2.2uf



Security Classification		Compal Secret Data		Title	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	DDR3 SO-DIMM A	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Documnet Number	LA7011P
				Rev	1.0
				Sheet	14 of 41







<http://hobi-elektronika.net>



Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>			
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	<b>DDRIII SO-DIMM B</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPARTMENT DISCLOSURE OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
					<b>LA7011P</b>	1.0	
				Date:	Friday, December 24, 2010	Sheet	15
		2			1		



FSC CLKSEL2	FSB CLKSEL1	FSA CLKSEL0	CPU MHz	SRC MHz	PCI MHz	REF MHz	DOT_96 MHz	USB MHz
0	0	0	266	100	33.3	14.318	96.0	48.0
0	0	1	133	100	33.3	14.318	96.0	48.0
0	1	0	200	100	33.3	14.318	96.0	48.0
0	1	1	166	100	33.3	14.318	96.0	48.0
1	0	0	333	100	33.3	14.318	96.0	48.0
1	0	1	100	100	33.3	14.318	96.0	48.0
1	1	0	400	100	33.3	14.318	96.0	48.0
1	1	1	Reserved					



SA000020K00 (Silego : SLG8SP556VTR )  
SA000020H00 (ICS : ICS9LPRS387AKLFT)



SDA	9	CLK_SMBDATA	CLK_SMBDATA	<14,15>
SCL	10	CLK_SMBCLK	CLK_SMBCLK	<14,15>
CPU_0	71	CLK_CPU_BCLK	CLK_CPU_BCLK	<6>
CPU_0#	70	CLK_CPU_BCLK#	CLK_CPU_BCLK#	<6>
CPU_1	68	CLK_MCH_BCLK	CLK_MCH_BCLK	<7>
CPU_1#	67	CLK_MCH_BCLK#	CLK_MCH_BCLK#	<7>
SRC_0/DOT_96	24	CLK_MCH_DREFCLK	CLK_MCH_DREFCLK	<8>
SRC_0#DOT_96#	25	CLK_MCH_DREFCLK#	CLK_MCH_DREFCLK#	<8>
LCDCCLK/27M_SS	28	MCH_SSCDREFCLK	MCH_SSCDREFCLK	<8>
LCDCCLK/27M_SS	29	MCH_SSCDREFCLK#	MCH_SSCDREFCLK#	<8>
SRC_2	32	CLK_MCH_3GPLL	CLK_MCH_3GPLL	<8>
SRC_2#	33	CLK_MCH_3GPLL#	CLK_MCH_3GPLL#	<8>
SRC_3	35	X		
SRC_3#	36	X		
SRC_4	39	X		
SRC_4#	40	X		
SRC_5	57	X		
SRC_6	56	X		
SRC_7	61	CLK_PCIE_WLAN1	CLK_PCIE_WLAN1	<23>
SRC_7#	60	CLK_PCIE_WLAN1#	CLK_PCIE_WLAN1#	<23>
SRC_8/CPU_1TP	64	X		
SRC_8#CPU_1TP#	63	X		
SRC_9	44	CLK_PCIE_LAN	CLK_PCIE_LAN	<24>
SRC_9#	45	CLK_PCIE_LAN#	CLK_PCIE_LAN#	<24>
SRC_10	50	CLK_PCIE_ICH	CLK_PCIE_ICH	<19>
SRC_10#	51	CLK_PCIE_ICH#	CLK_PCIE_ICH#	<19>
SRC_11	48	CLK_PCIE_SATA	CLK_PCIE_SATA	<18>
SRC_11#	47	CLK_PCIE_SATA#	CLK_PCIE_SATA#	<18>
CLKREQ_3#	37	X		
CLKREQ_4#	41	X		
CLKREQ_6#	58	X		
CLKREQ_7#	65	WLAN_CLKREQ1#	WLAN_CLKREQ1#	<23>
CLKREQ_9#	43	CLKREQ_LAN#	CLKREQ_LAN#	<24>
CLKREQ_10#	49	X		
CLKREQ_11#	46	SATA_CLKREQ#	SATA_CLKREQ#	<19>
USB_1/CLKREQ_A#	21	MCH_CLKREQ#	MCH_CLKREQ#	<8>

CPU

NB

NB(96MHz)

NB\_SSC(100MHz)

MCH\_PEGPLL

WLAN

LAN

ICH-DMIPICIE


ICH-SATA

#### SRC PORT LIST

PORT	DEVICE
SRC0	MCH_DREFCLK
SRC2	MCH_3GPLL
SRC3	
SRC4	
SRC6	
SRC7	PCIE_WLAN1
SRC8	
SRC9	PCIE_LAN
SRC10	PCIE_ICH
SRC11	PCIE_SATA


#### REQ PORT LIST

PORT	DEVICE
REQ_3#	
REQ_4#	
REQ_6#	
REQ_7#	PCIE_WLAN1
REQ_9#	PCIE_LAN
REQ_10#	
REQ_11#	PCIE_SATA
REQ_A#	MCH_3GPLL






PVT  
Close to CLK\_PCI\_LPC signal.

Change Y4 from SJ114P3M720 to SJ100002600.




For ITP\_EN, 0 =SRC8/SRC8#; 1 = ITP/ITP#  
For PCI4\_SEL, 0 = Pin24/25 : DOT96 / DOT96#  
Pin28/29 : LCDCLK / LCDCLK#  
1 = Pin24/25 : SRC\_0 / SRC\_0#  
Pin28/29 : 27M/27M\_SS

Security Classification	Compal Secret Data		Title	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Clock Generator CK505
Size	Custom	Document Number	LA7011P	Rev 1.0
Date	Friday, December 24, 2010	Sheet	16	of 41




A16 Swap Override Strap	
PCI_GNT#3	Low= A16 swap override Enable High= Default*





Boot BIOS Strap		
PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC*


09/16 Add C858 For ESD  
Place closely pin C14



Place closely pin D4



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	ICH9M(1/4)-PCI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA7011P
				Date: Friday, December 24, 2010	Sheet 17 of 41




XOR Chain Entrance Strap		
ICH_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation
1	1	Set PCIE port config bit 1




Flash Descriptor Security Override Strap	
GPIO33	Low= Descriptor Security override High= Default* (Internal pull-up)

SATA PORT LIST	
PORT	DEVICE
0	HDD
1	ODD
4	
5	


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	ICH9M(2/4)-LAN,ATA,LPC,RTC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Site Custom	Document Number
				LA7011P	
				Date:	Friday, December 24, 2010
				Sheet	18 of 41










# Pre MP ADD for ESD solution




## CRT Connector



Change Q13 from SB00000EO10 to SB00000AR00.

Security Classification		Compal Secret Data		Title <b>Compal Electronics, Inc.</b> <b>CRT Connector</b>	
Issued Date	2010/09/10	Deciphered Date	2010/08/19		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number <b>LA7011P</b>
				Date: Friday, December 24, 2010	Sheet 21 of 41
				Rev 1.0	






10/01  
Change D12 from SC1H751H010 to SCS00000200 .

For GMCH DPST


Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>		
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	<b>LVDS/CAMERA</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 1.0
				<b>LA7011P</b>		
				Date:	Friday, December 24, 2010	Sheet 22 of 41



# Mini-Express Card for WLAN(Half)





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Mini-Card/DEBUG-PORT	
				Size	Document Number
				LA7011P	
Date:		Friday, December 24, 2010		Sheet	23 of 41
				Rev	1.0



Atheros request can't disable LAN power




Atheros request reserve




#### Power On strapping

Pin	Description	Chip Default
LED0	H:Over Clock Enable L:Over Clock Disable *	H
LED1	H:SWR Switch mode regulator Select AR8151 Pin23=LED2. AR8152, Pin23 is CLKREQ	---

Place Close to LAN chip



9/27 Add it for avoid to be struck by lightning




	Pin4	Configure	Pin23	Configure
AR8152	VDDCT_REG	*	CLKREQn	*
AR8151	CLKREQn	*	LED[2]	



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN-AR8151/8152
Size	Document Number	LA7011P		Rev 1.0
Date	Friday, December 24, 2010	Sheet	24	of 41

9/27 Add it for avoid to be struck by lightning

Customer Lan surge Suggestion Will used BS-201N-LV




Place closely JRJ45





12/13 PreMP Add it for avoid to be struck by lightning

Near to near JRJ45.





PVT Add EMI solution.





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN_Transformer	
				Size	Document Number
				3	LA7011P
Date:		Friday, December 24, 2010		Sheet	25 of 41
				Rev	1.0

CX20671  
High Definition Audio Codec SoC  
With Integrated Class-D Stereo  
Amplifier.  
An integrated 5 V to 3.3 V Low-dropout  
voltage regulator (LDO).  
An integrated 3.3 V to 1.8V Low-dropout  
voltage regulator (LDO).



wide 20MIL




Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i> <b>CX20671 Codec</b>	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number
					<b>LA7011P</b>
				Date:	Friday, December 24, 2010
				Sheet	26 of 41




## SPI Flash (16Mb\*1)

## FOR EC 16M SPI ROM





## FOR EC 256K SPI ROM (NONShare ROM)



2010/09/24 Add U23 for NONShare SPI ROM.






## SATA HDD Conn.




PVT Change U19 and U27 part number from SA000039E00 to SA00002XX00




Pre MP ADD for ESD solution



Right USB Conn.



Left USB Conn.



Left2 USB Conn.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB ports/BT	
Size	B	Document Number	LA7011P		Rev
Date:	Friday, December 24, 2010	Sheet	29	of	41



**Power Button**

**TOP Side**

**Bottom Side**

SW1

SMT1-05\_4P

J5

SHORT PADS

ON/OFFBTN#

D14

DAN202UT106\_SC70-3

+3VALW

R272 100K\_0402\_5%

ON/OFF#

ON/OFF# <27>

C356 1000P\_0402\_50V7K

D15 RL220A\_LL34

ON#

EC\_ON

EC\_ON <27,37>

R302 10K\_0402\_5%

Q28 2N7002H\_SOT23-3

GND

### BT MODULE CONN

The schematic diagram illustrates the internal circuitry of the BT module and its connection to the system. Key components include:

- Transistors:** Q31 (DTC124EKAT146\_SC59-3) and Q29 (DTC124EKAT146\_SC59-3) are NPN transistors used for signal processing.
- Resistors:** R304 (100K\_0402\_5%), R616 (100K\_0402\_5%), and R583 (0\_0603\_5%) are used for biasing and signal conditioning.
- Capacitors:** C353 (0.1U\_0402\_16V4Z) and C354 (0.1U\_0402\_16V4Z) are used for decoupling and timing.
- Diode:** Q32 (AP2301GN-HF\_SOT23-3) is a Schottky diode used for signal rectification.
- Connectors:** The module has two connectors: one for the system (pins <27> BT\_OFF#, <32> BT\_LED#, <19> USB20\_P6, <19> USB20\_N6, <23> BT\_ACTIVE) and another for the module's own pins (pins 1 through 8).
- Power and Ground:** The module is powered by +5VALW and +3VS, and its output is connected to the BT module's pins 1 through 8.

Diagram illustrating the pin connections for JPWRB1:

- Pin 1: +5VALW
- Pin 2: <27,32> PWR\_LED#
- Pin 3: NOVO\_BTN#
- Pin 4: ON/OFFBTN#
- Pin 5: GND
- Pin 6: GND
- Pin 7: GND
- Pin 8: GND

Component: ACES\_85201-0605N ME@

The diagram illustrates the electrical connections for the ACES\_85201-1205N module. It features two main components: a **CardReader** and a **WCM-2012-900T\_4P**.

**CardReader Connections:**


- Pin 1:** PLUG\_IN
- Pin 2:** HP\_OUTR
- Pin 3:** HP\_OUTL
- Pin 4:** MIC\_JD
- Pin 5:** EXT\_MIC\_L
- Pin 6:** EXT\_MIC\_R
- Pin 7:** EXT\_MIC\_R
- Pin 8:** EXT\_MIC\_R
- Pin 9:** EXT\_MIC\_R
- Pin 10:** EXT\_MIC\_R
- Pin 11:** EXT\_MIC\_R
- Pin 12:** EXT\_MIC\_R

**WCM-2012-900T\_4P Connections:**




- Pin 1:** USB20\_N4
- Pin 2:** USB20\_N4
- Pin 3:** USB20\_P4
- Pin 4:** USB20\_P4

**Power and Ground Connections:**



- +3VS:** Connected to Pin 1 of the CardReader.
- ME@:** Connected to Pin 13 of the WCM-2012-900T\_4P.
- GND:** Connected to Pin 14 of the WCM-2012-900T\_4P.



<http://hobi-elektronika.net>



Pre MP Change SUSP pull high from +5VALW to +3VLP



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface	
Size	Custom	Document Number	LA7011P	Rev	1.0
Date:	Friday, December 24, 2010	Sheet	31	of	41

### Lid Switch

The diagram shows the electrical connection for the Lid Switch. The +3VALW supply is connected to the VCC\_LID pin of the S-5711ACDL-M3T1S\_SOT23-3 LED driver (U32) via a 0.0402\_5% resistor (R614). The driver's VDD pin is also connected to VCC\_LID, and its GND pin is connected to the common ground. The driver's OUTPUT pin is connected to the LID\_SW# signal line through a 10P\_0402\_50V8J capacitor (C695). A 100K\_0402\_5% resistor (R615) is connected between the VCC\_LID pin and the LID\_SW# line. A 0.1U\_0402\_16V4Z capacitor (C694) is connected between the VCC\_LID pin and ground.

---

## Kill Switch

STATUS	
1, 2 (LOW)	OFF
2, 3 (HI)	ON

3V3VW

R617  
100K\_0402\_5%

SW2

LSSM12-P-V-T-R\_3P

<2> KILL\_SW#

**White**

<27,30> PWR\_LED#

LED1

19-213A-T1D-CP202HY-3T\_WHITE

LED1 5V 300\_0402\_5% R622

**Orange**

<27> CHARGE\_LED1#

BATT\_LOW\_LED#

LED2

<27> CHARGE\_LED0#

BATT\_CHG\_LED#

18-225A-S273D-C01-3T\_ORG-WHITE

LED2 3V 300\_0402\_5% R623

LED2 5V 470\_0402\_5% R624

**White**

<23> WLAN\_LED#

D22

RB751V\_SOD323

D23

RB751V\_SOD323

LED3

19-213A-T1D-CP202HY-3T\_WHITE

LED3 5V 300\_0402\_5% R627

**White**

<18> HDD\_LED#

LED4

19-213A-T1D-CP202HY-3T\_WHITE

LED4 5V 300\_0402\_5% R628

## ODD Power Control

11/05 Add this function.

The diagram illustrates the ODD Power Control circuit. It features a +5VS supply connected to a 10K\_0402\_5% resistor (R552) and a 100K\_0402\_5% resistor (R677). A MOSFET (Q100, DTC124EKAT146\_SC59-3) is driven by the ODD\_EN signal. The MOSFET's drain is connected to the +5VS supply through R552 and to the +5VS\_ODD supply through R677. The MOSFET's source is connected to ground. The +5VS\_ODD supply is connected to a 10u\_0805\_10V4Z capacitor (C611) and a 0.01u\_0402\_16V7K capacitor (C613). The +5VS supply is also connected to a 0.1u\_0402\_16V4Z capacitor (C612). A Jumper (J9, JUMP\_43X79) is connected between the +5VS supply and the +5VS\_ODD supply.

**INT\_KBD Conn.**

Pin definitions for KS0 and KS1 connectors:

Pin	KS0	KS1
1	C721 KSO0	KS11
2	C722 KSO1	KS17
3	C723 KSO2	KS16
4	C724 KSO3	KS09
5	C725 KSO4	KS14
6	C726 KSO5	KS15
7	C727 KSO6	KS00
8	C728 KSO7	KS12
9	C729 KSO8	KS13
10	C730 KSO9	KS05
11	C731 KSO10	KS01
12	C732 KSO11	KS10
13	C733 KSO12	KS18
14	C734 KSO13	KS08
15	C735 KSO14	KS06
16	C736 KSO15	KS03
17		KS02
18		KS04
19		KS07
20		KS18
21		KS12
22		KS14
23		KS15
24		KS00
25		KS17
26		KS16
27		KS09
28		KS11
29		KS10
30		KS18

Component values and connections:

- 100P 0402 50V8J 2 (multiple instances)
- 300 0402 5% 2 (multiple instances)
- ACES 85201-3005N ME@
- 100P\_0402\_50V8J @
- Reserve for ESD.

Check connector & pin define.

**CONN PIN define need double check**

**To TP/B Conn.**

The diagram illustrates the connection for a TP/B interface. It shows two signal lines, TP\_CLK and TP\_DATA, originating from a connector (represented by a double-headed arrow) and passing through decoupling capacitors C699 and C700 to ground. The TP\_CLK line also passes through capacitor C701 to a +5V supply. The signals then connect to a component labeled JTP1 (E&T 6905-E04N-00R ME@). A green box highlights an ESD protection solution using diode D48 (PESD5V2S2UT\_SOT23) connected to the signal lines.

For ESD solution.

### SATA ODD Conn.

The diagram illustrates the SATA ODD connection. The SATA ODD connector is connected to the JODD1 connector. The connection details are as follows:

- SATA\_ITS\_C\_DRX\_P1** (Pin 1) is connected to **C428** (Pin 1) and **C431** (Pin 1).
- SATA\_ITS\_C\_DRX\_N1** (Pin 2) is connected to **C428** (Pin 2) and **C431** (Pin 2).
- SATA\_DTX\_C\_IRX\_N1** (Pin 3) is connected to **C437** (Pin 1) and **C439** (Pin 1).
- SATA\_DTX\_C\_IRX\_P1** (Pin 4) is connected to **C437** (Pin 2) and **C439** (Pin 2).
- ODD\_DETECT#** (Pin 5) is connected to **R717** (Pin 1) and **R717** (Pin 2).
- ODD\_DA#** (Pin 6) is connected to **R554** (Pin 1) and **R554** (Pin 2).
- +3VS** (Pin 7) is connected to **R555** (Pin 1) and **R555** (Pin 2).

The JODD1 connector pins are labeled as follows:

- Pin 1: GND
- Pin 2: A+
- Pin 3: A-
- Pin 4: GND
- Pin 5: B-
- Pin 6: B+
- Pin 7: GND
- Pin 8: DP
- Pin 9: +5V
- Pin 10: +5V
- Pin 11: MD
- Pin 12: GND
- Pin 13: GND
- Pin 14: GND
- Pin 15: GND
- Pin 16: GND
- Pin 17: GND

The diagram also shows the following components and labels:

- R717**: Resistor connected to ODD\_DETECT#.
- R554**: Resistor connected to ODD\_DA#.
- R555**: Resistor connected to +3VS.
- C428**, **C431**, **C437**, **C439**: Capacitors connected to the SATA\_ITS\_C\_DRX\_P1, SATA\_ITS\_C\_DRX\_N1, SATA\_DTX\_C\_IRX\_N1, and SATA\_DTX\_C\_IRX\_P1 pins.
- ME@**: Manufacturer's mark.

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>KB/TP/LID/KLL/ODD/LED FOR 14</b>	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THE SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number <b>LA7011P</b>	1.0
				Date: Friday, December 24, 2010	Sheet 32 of 41

## Version change list (P.I.R. List)

Page 1 of 1 for HW

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1							
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							
28							
29							
30							
31							

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HW PIR		
				Size	Document Number	Rev
				Custom	LA7011P	1.0
Date: Friday, December 24, 2010				Sheet	33 of 41	

DCDC30006J00

7A\_24VDC\_429007.WRML (PF1)

APDIN

APDOUT

PC123 1000P\_0402\_50V7K

PC1 1000P\_0402\_50V7K


PC2 100P\_0402\_50V6J

PC3 1000P\_0402\_50V7K

PC4 1000P\_0402\_50V7K

VIN

@ 4602-Q04C-09R 4P P2.5 JDCIN1



	Precharge detector		
	Min.	typ.	Max.
L-->H	14.991V	15.381V	15.782V
H-->L	13.860V	14.247V	14.621V

Precharge detector			
	Min.	typ.	Max.
L-->H	7.196V	7.349V	7.505V
H-->L	6.138V	6.214V	6.056V


Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> <b>DCIN / Vin Detector /Pre-charge</b>	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date: Friday, December 24, 2010	Sheet 34 of 41









Note:  
Use TPS51125 IC can remove RTC refernece LDO  
Use TPS51427 IC must keep RTC refernece LDO




Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> <b>3VALWP/5VALWP</b>	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	1.0
Date:				Friday, December 24, 2010	Sheet 37 of 41





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/09/10				Title			
Deciphered Date				2010/08/19				1.5VP/1.8VSP/0.75VSP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number			
								Rev			
								1.0			
				Date:				Friday, December 24, 2010			
				Sheet				39 of 41			



# Version Change List ( P. I. R. List ) for Power Circuit

Page#	Title	Date	Request Owner	Issue Description	Solution Description
P35,37,39	Add capacities for EMI request	2010.11.12	EMI	EMI test fail	Add PC132,PC133,PC134,PC135,PC136,PC137
P37	Change resistance for EMI request	2010.11.12	EMI	EMI test fail	Change PR104 from 0 ohm to 2.2ohm
P35	Add one capacitor for prevent inrush current too large	2010.11.12	PWR	If there isn't add capacity, the MOS of PQ11 have damaged risk.	Add PC131 which value is 5600PF
P34	Add one transistor for improve design margin	2010.11.12	PWR	If there isn't add transistor, the design margin of PQ11 is not enough.	Add PQ44
p39	Change resistance for CPU loadline fine tuning	2010.11.12	PWR	For meet the load line of intel spec	Change PR138 from 4.3k to 4.75k
P35	Add one capacitor for improve ripple current	2010.11.12	PWR	For meet the ripple current spec of Compal	Add PC130

Security Classification		Compal Secret Data		Title	
Issued Date	2010/09/10	Deciphered Date	2010/08/19	Power PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Date:	Friday, December 24, 2010
				Sheet	41 of 41