




# ZQ1 BLOCK DIAGRAM




3G@ FOR 3G SKU  
PK@ FOR PARK GPU  
MD@ FOR MADISON GPU  
IV@ FOR UMA  
SW@ FOR SWITCHABLE GRAPHIC



GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDC)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)



Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER		S0~S5
+VCCRTC	+3V~+3.3V	RTC		S0~S5
+3VPCU	+3.3V	8051 POWER	ALWON	S0~S5
+5VPCU	+5V	CHARGE POWER	ALWON	S0~S5
+15V	+15V	LARGE POWER	+15V_ALWP	S0~S5
+5V_S5	+5V		S5D	S0~S5
+3V_S5	+3.3V		S5D	S0~S5
+3VSUS	+3.3V		SUSD	S0, S3
+1.5V_SUS	+1.5V	SODIMM POWER	SUSON	S0, S3
+0.75V_DDR_VTT	+0.9V	SODIMM POWER	MAINON	S0
+5V	+5V		MAIND	S0
+3V	+3.3V		MAIND	S0
+1.8V	+1.8V		MAINON	S0
+1.5V	+1.5V	PCH POWER	MAIND	S0
+1.1V_VTT	+1.05V~+1.1V	CPU POWER	MAINON	S0
+1.05V	+1.05V	PCH POWER	MAINON	S0
+VCC_CORE	0V~+1.5V	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD Power	LVDS_VDDEN	S0
MBAT+	+10V~+17V	MAIN BATTERY		

Thermal Follow Chart



8

A

A)

B

A)

C

R

D

D

Quanta Computer Inc.

PROJECT : ZQ1


is & GPU PWR CRL & THRM

Rev 1A


01, 2019

Sheet 2 of 48


### CLK Gen(CLK)





**CPU\_CLK select(CLK)**




**SMBus(CLK)**




### CLK Enable(CLK)







## Processor Compensation Signals



	STD
FOX	DGG
LTS	DGG
SUY	
MLX	

Standard: rpg  
Reverse: p799

## JTAG MAPPING(CI)



Scan Chain (Default)	STUFF NO ST
CPU Only	STUFF NO ST
GMCH Only	STUFF NO ST



```

BCLK      (15)
BCLKG#    (15)

P          (16)
N          (16)

3GPLL     (10)
3GPLL#    (10)

SSCLK     (10)
SSCLK#    (10)

J_DDR3_DRAMRST# (16)

IOUF_4    (16)
IOUF_4    (16)


ort_4     (16)
ort_4     (16)
ort_4     (16)

PM_EXTTS#0 (14)
PM_EXTTS#1 (15)

P_PRODY#  (16)
P_PREQ#   (16)

T_CLKL    (16)
T_TMS     (16)
T_TRST#   (16)

```




STD
DGG^9000024
DGG^9000022
rpga989-aca-zif-069-k01-socket
Z98927-364R-01F-SOCKET

```
STUFF -> R469, R491, R507
NO STUFF -> R489, R490

STUFF -> R490, R491
NO STUFF -> R469, R489, R507

STUFF -> R489, R507
NO STUFF -> R491, R490, R469
```






Channel A DQ[15,32,48,54], DM[5]  
Requires minimum 12mils spacing  
with all other signals, including data signals.


Channel B DQ[16,18,36,42,56,57,60,61,62]  
Requires minimum 12mils spacing  
with all other signals, including data signals.

		D	
:0] (15)		C	
7:0] (15)		B	
:0] (15)		A	
0] (15)			

## AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)







1

CFG)

D

C

B

A

Quanta Computer Inc.

PROJECT : ZQ1

Rev 1A


4/4


10 Sheet 7 of 48

1

EDS/DG suggestion to GND


## IBEX PEAK-M (DMI,FDI,GPIO)








RTC Circuitry(RTC)




HDA Bus(CLG)




Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.




PCH SPI(CLG)



PCH2(CLG)



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	ZQ1 note						
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V0  SPCR						
INIT3_3V	Reserved	PWROK	1 = Default (weak pull-up 20K) Should not be pull-down							
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	 PCL_GNT3# (10)						
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+VCCRTC  PCH_INVRMEN						
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI	<b>Default weak pull-up on GNT0/1#</b> <b>[Need external pull-down for LPC BIOS]</b> 
GNT1#	GNT0#	Boot Location								
1	1	SPI								

8,35)

SATA HDD

SATA ODD

Quanta Computer Inc.

PROJECT : ZQ1

2/6


Rev  
1A

01 Sheet 9 of 48


D

C


A




8/13 Swap Lan and WLAN/ Lan chagne to port 1




PLTRST#(CLG)




PCI/USB0C# Pull-up(CLG)




CLK\_REQ/Strap Pin(CLG)



SMBus/Pull-up(CLG)



IBEX PEAK-M (PCI-E,SMBUS,CLK)








# PCH4 (CLG)

# IBEX PEAK-M (GPIO,VSS\_NCTF,RSVD)

# GPU RST#(CLG)




## GPIO Pull-up/Pull-down



BOARD_ID#	H
L	
RSV_GPIO8	H
L	





## IBEX PEAK-M (POWER)








IBEX PEAK-M (GND)








**Quanta Computer Inc.**  
PROJECT : ZQ1

Size	Document Number	Rev
	<b>IBEX PEAK-M 6/6</b>	<b>1A</b>
Date:	Tuesday, March 30, 2010	Sheet 13 of 48






**Place these Caps near So-Dimm0.**






	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080
Standard 4H type:DDR-C-2013289-204p		




ta Computer Inc.  
CT : ZQ1

DDR\_STD(DDR)




	STD 4H	STD 8H
FOX		
LTK	DGMK4000004	DGMK4000097
SUY		
MLX	DGMK4000011	DGMK4000080
Standard 8H type:DDR-C-2013310-204p-1		

M1:PWR SMDRR_
M1+:voltage d
M3:CPU VREF_D











# GPU\_1(VGA)



Madison  
Park




**Quanta**

**PROJECT**

Size	Document Number
<b>Madison/Park M2-PCIE</b>	
Date:	Tuesday, March 30, 2010

		D
		C
		B
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
		A
</		





Quanta Computer Inc.

PROJECT : ZQ1

M2-HOST VF

Rev  
1A



1 A)

D

C

34)

34)

(24)

(24)

(24)

(24)

(24)

(24)

(24)

34)

34)

34)

34)

~SW @ 4.7K\_4

Op=1.5V\_GPU

MEM\_RST# (23,24)

A

B

Quanta Computer Inc.

PROJECT : ZQ1


M2-MEM IF

Rev 1A

Sheet 19 of 48

1


For DDR3, MVDDQ = 1.5V (7.5A)



## L21 to Ground for Broadway




GPU\_5(VGA)





PIN STRAPS(VGA)



ROM Table		
Manufacturer	Part Number	Code
Numonyx ST Microelectronics	M25P05A	100
	M25P10A	101
	M25P20	101
	M25P40	101
	M25P80	101
Chingis PMC	Pm25LV512A	100
	Pm25LV010A	101


ROM Table		
EXT_HSYNC	EXT_VSYNC	Discription
0	0	No Audio
0	1	Any one by dectec
1	0	DP only
1	1	Both DP & HDMI

CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS
TX_PWRS_ENB	GPIO0	0 = 50% TX OUTPUT SWING 1 = FULL TX OUTPUT SWING
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0 = TX DE-EMPHASIS DISABLED 1 = TX DE-EMPHASIS ENABLED ENABLE EXTERNAL BIOS ROM 0 = DISABLE 1 = ENABLE
BIOS_ROM_EN	GPIO_22_ROMCSB	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT NUMONYX M25P10A : 101
BIF_GEN2_EN_A	GPIO2	0 = PCIe DEVICE AS 2.5GT/S CAPABLE 1 = PCIe DEVICE AS 5GT/S CAPABLE
GPIO_8_ROMSO H2SYNC GPIO_21_BB_EN	GPIO8 H2SYNC GPIO21	Reserved Only
AUD[1] AUD[0]	HSYNC VSYNC	AUD[1:0] 00: NO AUDIO FUNCTION. 01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED. 10: AUDIO FOR DISPLAYPORT ONLY. 11: AUDIO FOR BOTH DISPLAYPORT AND HDMI.
GPIO_9_ROMSI	GPIO9	0 = VGA controller capacity enable
VIP_DEVICE_STRAP_ENA	V2SYNC	0 = DRIVER would ignore the value sample on VHAD_0 during RESET.


EEPROM(VGA)



Thermal Sensor(VGA)


Vendor	P/N
WINDBOND	AL83L771K01
GMT	AL000780000

USD0.16



DDR3 Memory Aperture size(GPU)

DDR3 Memory Aperture size					
Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP2 DVDPDATA_2	RAM_STRAP1 DVDPDATA_1
Hynix	H5TQ1G63BFR-12C	AKD5LZGTW04 (64M*16)	512Mb	1	1
			1Gb	1	0
			2Gb	1	0
Samsung	K4W1G1646E-HC12	AKD5LGGT506 (64M*16)	512Mb		
	K4W2G1646B-HC12	AKD5MGGT500	1Gb	0	0
AMD	23EY2387MA12-SZ	AKD5LGGT700	1Gb	0	1



RAM\_STRAP2 SET  
RAM\_STRAP[1:0]



	DEFAULT	REMARK
	0	
	0	
	1	
	101	See ROM table
	0	
	0	
	11	See Audio table
	0	
	0	

RAM_STRAP1 DATA_1	RAM_STRAP0 DVPDATA_0
1	0
0	0
0	1
0	0
0	1
1	0

ET DDR3 Vendor  
0] SET SIZE.


# CHANNEL A: 512MB DDR3 (16\*64M\*4pcs)

Park, M92M Use Channel B Memory Interface On


(19) VMA\_DQ[63..0] VMA\_DQ[63..0]  
(19) VMA\_DM[7..0] VMA\_DM[7..0]  
(19) VMA\_RDQS[7..0] VMA\_RDQS[7..0]  
(19) VMA\_WDQS[7..0] VMA\_WDQS[7..0]




TOP Left








BOT Left




BOT Right





TOP Right



only



ght



Quanta Computer Inc.

PROJECT : ZQ1

MEMORY 1 channel A


Rev  
1A

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

[illegible]

The image displays four schematic diagrams for a memory module:

- MEM\_B0 CLK:** A circuit diagram showing a differential clock signal path. It includes two input signals, *VMB\_CLK0* and *VMB\_CLK0N*, connected through resistors *R25* and *R22* (both labeled *SW @ 56.2K*) to a common node. This node is connected to a capacitor *C61* (labeled *SW @ 0.01u16V\_4*) which is grounded.
- Group-B0 decoupling CAP:** A schematic showing three rows of decoupling capacitors connected to a *+1.5V\_GPU* supply. Each row contains eight capacitors with labels like *C514 SW @ 1u6.3V\_4*, *C509 SW @ 1u6.3V\_4*, *C508 SW @ 1u6.3V\_4*, *C515 SW @ 1u6.3V\_4*, *C511 SW @ 1u6.3V\_4*, *C28 SW @ 1u6.3V\_4*, *C235 SW @ 1u6.3V\_4*, and *C507 SW @ 1u6.3V\_4*.
- Group-B1 decoupling CAP:** A schematic showing three rows of decoupling capacitors connected to a *+1.5V\_GPU* supply. Each row contains eight capacitors with labels like *C141 SW @ 1u6.3V\_4*, *C216 SW @ 1u6.3V\_4*, *C155 SW @ 1u6.3V\_4*, *C532 SW @ 1u6.3V\_4*, *C74 SW @ 1u6.3V\_4*, *C538 SW @ 1u6.3V\_4*, *C537 SW @ 1u6.3V\_4*, and *C510 SW @ 1u6.3V\_4*.
- MEM\_B1 CLK:** A circuit diagram showing a differential clock signal path. It includes two input signals, *VMB\_CLK1* and *VMB\_CLK1N*, connected through resistors *R25* and *R22* (both labeled *SW @ 56.2K*) to a common node. This node is connected to a capacitor *C61* (labeled *SW @ 0.01u16V\_4*) which is grounded.



Quanta Computer Inc.

PROJECT : ZQ1

MEMORY 2 channel B

Rev  
1A





CRT\_11  
DDCDAT\_1  
CRTHSYNC  
CRTVSYNC  
DDCCLK\_1

1

0.1u/10V_4	CRTVDD5
*10p/50V_4	CRTVSYNC
*10p/50V_4	CRTHSYNC
10p/50V_4	DDCCCLK_1
10p/50V_4	DDCDAT_1

**R**



4

c

LID591# LID591# (32,35)

EC\_FPBACK# (35)


**D**

**Quanta Computer Inc.**


PROJECT : ZQ1

**CRT/LVDS**Rev  
1A









Quanta Computer Inc.



PROJECT : ZQ1

LAN (AR8151)

Rev  
1A

10 Sheet 27 of 48

**+3.3V: 1000mA**  
**+3.3Vaux:330mA**  
**+1.5V:500mA**

[illegible]

A:(10/17)FAE confirm:  
3G module need +3VSUS and no need +1.5V and no need S


Pin connection diagram for the 3G SIM card. The diagram shows a 12-pin connector on the left and a 12-pin header on the right. The pins are labeled as follows:

- Pin 1: UIM\_PWR
- Pin 2: R540
- Pin 3: R541
- Pin 4: UIM\_VPP
- Pin 5: UIM\_RST
- Pin 6: UIM\_CLK
- Pin 7: UIM\_DATA
- Pin 8: (10) USBP5+
- Pin 9: (10) USBP5-
- Pin 10: (10) USBP5-
- Pin 11: 3G SIM\_CARD CN
- Pin 12: 3G SIM\_CARD CN

















USB Jack

CN25



# Cardreader(MMC)

# 4 IN 1 CARD READER (MMC)




DAT0	
DATA0	
D0	
DAT1	
DATA1	
D1	
DAT2	
DATA2	
D2	
DAT3	
DATA3	
D3	

SD\_CLK  
N/400mA/120ohm\_6  
XD\_ALE  
MS\_BS  
SD\_WP  
XD\_CLE  
S\_SCLK  
N/400mA/120ohm\_6  
SD\_CMD  
XD\_RDY  
SD\_CD#  
XD\_WE#  
MS\_INS#  
XD\_RE#


Sheet 31 of 48









## POWER BOARD CONN(UIF)




## LED(UIF)






## SW BOARD CONNECTOR(UIF)








# 14" K/B(KBC)




## EE RETURN-PATH CAPACITORS(EMC)



## STITCHING for LPC




## CPU FAN(THM)



**Quanta**  
**PROJECT**  
**KB/FAN/EE RE**







Size  
Document Number  
Date: Tuesday, March 30, 2010




a Computer Inc.


T : ZQ1


RETURN CAP




SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	EEPROM














		<div></div>	D		
		<div></div>	C		
		<div></div>	B		
		<div></div>	A		
er Inc.		Rev 1A			
of 48					

[PWM]



$$VOUT = (1 + R1/R2) * 0.75$$


$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$


$$Frequency = Vout / (Vin * TON)$$


$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$


$$Frequency = 1 / (0.0036767) = 272K$$

AO1718  $R_{dson} = 3 \sim 4.3m\Omega$   
 $L(\text{ripple current}) = (19 - 1.05) * 1.05 / (1u * 272k * 19) \sim 3.64A$   
 $4.3m * 18 = RILIM * 20uA$   
 $RILIM = 3.87K \text{ --- } 3.92K$









D



B

A

IS

—○— +1.5V

**Computer Inc.**


T : ZQ1

16)

Rev  
1A


Sheet 40 of 48






8792EN 2

PQ3  
SW @DTC1



33922FB15  
43322FB15  
41302FB00





**Quanta Computer Inc.**


**PROJECT : ZQ1**

Document Number	Rev
<b>GPU CORE(MAX8792)</b>	<b>1A</b>
Date: Tuesday, March 30, 2010	Sheet 41 of 48











Quanta Computer Inc.

PROJECT : ZQ1


Size	Document Number	Rev
	Discharge/1.8V)	1A
Date:	Tuesday, March 30, 2010	Sheet 44 of 48





PROJECT :ZH3  
Quanta Computer Inc.





A

B

C

D

ta Computer Inc.


CT : ZQ1


ion

Rev

1A

Sheet 46 of 48


**Quanta Computer Inc.**  
**PROJECT : ZQ1**  
**Change list**


**Quanta Computer Inc.**  
**PROJECT : ZQ1**