

MODEL NAME :ZAW12
PCB NO : LA-A691P
BOM P/N : DA60012B000 LA-A691P M/B
DA40001G410 LS-9105P POWER BUTTON/B
DA40001FP10 LS-9102P USB/B
DA40001FQ10 LS-9103P TP BUTTON/B
DA40001FR10 LS-9104P ODD/B

Dell / Compal Confidential

Schematic Document

AMD FP2 Richland Processor with DDRIII + Bolton M3 FCH

AMD VGA Sun XT


2013-05-23
Rev: 1.0


46@ : for 46 level
@ : Nopop Component
CONN@ : Connector Component
UMA@ : Only for UMA
DIS@ : Only for Discrete
GCLK@ : Green CLK implemented
NGCLK@ : Non Green CLK implemented
@3221: ALC 3221
@3223 : ALC 3223
EMC@ : EMC Parts
NEMC@ : EMC不上件

R1@ : R1 P/N for PCB
R3@ : R3 P/N for PCB
THR1@ : Thames-XT R1 P/N
THR3@ : Thames-XT R3 P/N
CHR1@ : Chelsea-Pro R1 P/N
CHR3@ : Chelsea-Pro R3 P/N
R@ : RTD2132-R
S@ : RTD2132-S
KBBL@ : KeyBoard Backlight

X76@ : VRAM Group
CH@ : Chelsea M2
SE@ : Seymour M2
TH@ : Thames-XT
Mars@ : Mars Pro M2
A4R1@ : A4 APU-R1
A6R1@ : A6 APU-R1
A8R1@ : A8 APU-R1
A8@ : A8 APU Symbol
Hud@ : HUDSON-M3
Bol@ : BOLTON-M3

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9103P
				Date	Wednesday, July 10, 2013
				Sheet	1 of 52
				Rev	1.0





Board ID Table for AD channel

Vcc	3.3V +/- 5%				
Ra	100K +/- 5%				
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3
0	0	0 V	0 V	0.155 V	0x00-0x0C
1	8.2K +/- 5%	0.168 V	0.250 V	0.362 V	0x0D-0x1C
2	18K +/- 5%	0.375 V	0.503 V	0.621 V	0x1D-0x30
3	33K +/- 5%	0.634 V	0.819 V	0.945 V	0x31-0x49
4	56K +/- 5%	0.958 V	1.185 V	1.359 V	0x4A-0x69
5	100K +/- 5%	1.372 V	1.650 V	1.838 V	0x6A-0x8E
6	200K +/- 5%	1.851 V	2.200 V	2.420 V	0x8F-0xBB
7	NC	2.433 V	3.300 V	3.300 V	0xBC-0xFF

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0 SD028330280
4	
5	
6	
7	

EC SM Bus1 address

EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	000 1011	11h 0x16	ADM1032ARMZ	100 1101	4Dh 0x9A
Charger IC	000 1001	09h 0x12	SB-TSI	100 1100	4Ch 0x98
			RTD2132	100 1010	4Ah 0x94
			GPU	100 0001	41h 0x82


SM Bus Controller 0 (FCH_SMB1 ~ FCH_SMB4, SMB_ALERT#)

Device	Address	HEX
APU SIC/SID (FCH_SMB3)		

SM Bus Controller 1 (FCH_SMB0)

Device	Address	HEX
DDR DIMM1 (FCH_SMB0)	1001-000xb	90
DDR DIMM2 (FCH_SMB0)	1001-001xb	92
WLAN (FCH_SMB0)		

Symbol Note :



FCH


USB PORT#	DESTINATION
0	USB conn.3 DEBUG PORT
1	MINI CARD (WLAN)
2	USB conn.4
3	NC
4	NC
5	NC
6	Card Reader
7	NC
8	NC
9	Camera
10	USB conn.2
11	NC
12	NC
13	USB conn.1

CLK

DIFFERENTIAL	DESTINATION
CLKOUT_PCIE0	None
CLKOUT_PCIE1	None
CLKOUT_PCIE2	10/100 LAN
CLKOUT_PCIE3	MINI CARD WLAN
CLKOUT_PCIE4	None
CLKOUT_PCIE5	None
CLKOUT_PCIE6	None
CLKOUT_PCIE7	None
CLKOUT_PEG_B	None

SATA	DESTINATION
SATA0	HDD
SATA1	ODD
SATA2	None
SATA3	None
SATA4	None
SATA5	None

PCI EXPRESS	DESTINATION
Lane 1	10/100 LAN
Lane 2	MINI CARD (WLAN)
Lane 3	None
Lane 4	None
Lane 5	None
Lane 6	None
Lane 7	None
Lane 8	None






Power Sequence of APU

The diagram illustrates the power sequence for an APU. It shows six power rails over time:

- Group A:**
 - +1.5V:** Transitions from low to high first.
 - +2.5VS:** Transitions from low to high second.
 - +1.5VS:** Transitions from low to high third.
- Group B:**
 - +APU_CORE:** Transitions from low to high fourth.
 - +APU_CORE_NB:** Transitions from low to high fifth.
 - +1.2VS:** Transitions from low to high sixth.


The sequence indicates that Group A powers up before Group B.

A	B	C	D	Date:	E	F
				Wednesday, July 10, 2013	Sheet	9 of 36



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title	FP2 DDRIII Memory I/F
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET SHALL NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FINTECH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9103P
				Date	Wednesday, July 10, 2013
				Sheet	6 of 52

Power Name	Consumption
VDD +APU_CORE	60A
VDDNB +APU_CORE_NB	29A
VDDIO +1.5V	3.2A
VDDP / VDDR +1.2VS	5A / 3.5A
VDDA +2.5VS	0.5A




A17	VSS	Y11
A19	VSS	Y12
A21	VSS	Y14
A23	VSS	Y15
A25	VSS	Y17
A27	VSS	Y19
A29	VSS	Y20
A31	VSS	Y22
B1	VSS	AA4
C3	VSS	AA5
C4	VSS	AB7
C33	VSS	AB8
D5	VSS	AC1
D9	VSS	AC2
D11	VSS	AC4
D13	VSS	AC9
D15	VSS	AC11
D17	VSS	AC12
D19	VSS	AC14
D21	VSS	AC15
D23	VSS	AC17
D25	VSS	AC19
D30	VSS	AC20
E4	VSS	AC22
E27	VSS	AC23
E29	VSS	AC25
E30	VSS	AE4
E33	VSS	AF9
F5	VSS	AF11
F6	VSS	AF12
F7	VSS	AF14
F8	VSS	AF15
F17	VSS	AF17
F20	VSS	AF19
F23	VSS	AF20
F28	VSS	AF22
F29	VSS	AF23
G1	VSS	AG5
G2	VSS	AG1
G4	VSS	AG2
G15	VSS	AG4
G19	VSS	AG9
G26	VSS	AG11
G26	VSS	AG26
G27	VSS	AH7
G33	VSS	AH17
H6	VSS	AH20
H8	VSS	AH23
H22	VSS	AH26
H26	VSS	AH30
J4	VSS	AJ4
J8	VSS	AJ5
J9	VSS	AJ6
J11	VSS	AJ7
J23	VSS	AJ8
J25	VSS	AJ14
J26	VSS	AJ15
J27	VSS	AJ19
J30	VSS	AJ22
K9	VSS	AJ27
K11	VSS	AJ28
K12	VSS	AJ33
K14	VSS	AK6
K15	VSS	AK8
K17	VSS	AK25
K19	VSS	AK28
K20	VSS	AK30
K22	VSS	AL1
L1	VSS	AL2
L2	VSS	AL4
L4	VSS	AL8
M6	VSS	AL11
M23	VSS	AL27
M25	VSS	AL28
N4	VSS	AL33
N11	VSS	AM5
N12	VSS	AM7
N14	VSS	AM9
N15	VSS	AM11
N17	VSS	AM15
N19	VSS	AM17
N20	VSS	AM19
N22	VSS	AM21
R1	VSS	AM23
R2	VSS	AM25
R4	VSS	AM29
T9	VSS	AM30
T11	VSS	AN3
T12	VSS	AN4
T14	VSS	AN33
T15	VSS	AP5
T17	VSS	AP9
T19	VSS	AR2
T20	VSS	AR5
T22	VSS	AR9
U4	VSS	AR17
W1	VSS	AR19
W2	VSS	AR21
W4	VSS	AR23
W5	VSS	AR25
W6	VSS	AR27
W7	VSS	AR29
Y9	VSS	AR31


HPD

Panel PWM




Translator HPD









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title	FP2 DDRIII Memory I/F
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACT Custom				Document Number	LA-9103P
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
				Date:	Wednesday, July 10, 2013
				Sheet	9 of 52



DDRA_SDQ[0..63] 6
DDRA_SDM[0..7] 6
DDRA_SMA[0..15] 6




Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2012/09/11		Deciphered Date		2014/03/12		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								DDRIII SO-DIMM 1							
								Document Number		LA-9103P		Rev		1.0	
								Date		Wednesday, July 10, 2013		Sheet		10 of 52	



Reserve H:8mm
<Address: 01>

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2012/09/11		Deciphered Date		2014/03/12		Title		DDRIII SO-DIMM 2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Document Number		Rev 1.0	
								Customer			LA-9103P
Date:						Wednesday, July 10, 2013		Sheet		11 of 52	

R90/ C146 close to FCH



Move PCIE device to APU. 20110819

SS

APU DISP


APU

VGA


WLAN

LAN

For "EXT" CLK mode, input to PCIE,



For PCIE device reset on FS1 (GFX, LAN, WLAN, LVDS, Travis)
APU_PCIE_RST# : Reset PCIE device on APU



R692/ C790 close to FCH

U2A

HUDSON-2

PCI EXPRESS INTERFACES




PCI INTERFACE

CLOCK GENERATOR


APU

SS PLUS

21807-A13-HUDSON-M3_FCBGA656





APU_PG/APU_RST#/LDT_STP# : OD pin
DMA_ACTIVE# : IN/OD, 0.8V threshold
PROCHOT# : IN, 0.8V threshold
LDT_STP : No use, NC
DMA active. The FCH drives the DMA_ACTIVE# to APU to notify DMA activity. This will cause the APU to reestablish the UMI link quicker.




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				Deciphered Date				Title			
2012/09/11				2014/03/12				FCH PCIE/CLK/PCI/LPC/RTC			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED, REPRODUCED, COPIED, OR IN ANY MANNER DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				Rev			
				LA-9103P				1.0			
				Wednesday, July 10, 2013				Sheet 12 of 52			

4MB SPI ROM & Non-share ROM.




GBE_PHY_INTR
Pulled-up to +3.3V_S5 with a 10-K 5% resistor.
FCH SCL v1.20 #19-85


Removed RGMII/MII support and updated termination requirements for GBE_COL, GBE_CRS, GBE_RXERR and GBE_MDIO when RGMII/MII interface is not used.
FCH DGv1.20 / SCL v1.20



Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2012/09/11		Deciphered Date		2014/03/12		Title		FCH SATA/SPI/VGA/HWM/SD			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FCH CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Document Number		LA-9103P			
								Date: Wednesday, July 10, 2013		Sheet 13 of 52		Rev 1.0	





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/09/11		Deciphered Date	
				2014/03/12	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				FCH-ACPI/USB/HDA/GPIO	
				Document Number LA-9103P	
				Date: Wednesday, July 10, 2013	
				Sheet 14 of 52	



FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

	PCI_CLK1	PCI_CLK3	PCI_CLK4	CLK_PCI_EC	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title FCH-VSS/Strap		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-9103P	Rev 1.0
				Date: Wednesday, July 10, 2013 Sheet 16 of 52		

Power Consumption:




Pin22 (DPV33) < 20mA
 Pin 11 (DP_V12) < 100mA
 Pin 15 (SWR_VCKK) < 100mA (layout trace > 60 mil)
 Pin 17 (SWR_LX) < 600mA (layout trace > 60 mil)
 Pin 18 (SWR_VDD) < 200mA (layout trace > 40 mil)
 Pin 22 (PVCC) < 50 mA
 Pin 43 (VCKK) < 50mA





DP 0.1uF 电容已加再CPU端




Vendor advise reserve it




		Pin47 MIIC_SDA	
		0	1
Pin48 MIIC_SCL	0	x	EP MODE
	1	ROM	EEPROM





LCD PWR CTRL




LCD backlight PWR CTRL




Wedcam PWR CTRL

**LVDS Conn.**


* Reserved for EMI/ESD/RF
need to close to JLVDS




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title	LVDS/CAMERA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9103P	Rev 1.0
				Date	Wednesday, July 10, 2013	Sheet 18 of 52



SLG3NB244VTR SA000057I00 Intel-UMA
SLG3NB300VTR SA00005RS00 Intel-DIS
SLG3NB302VTR SA00006D500 AMD-DIS
SLG3NB238VTR SA00005D000 AMD-UMA





4.18VGS

RV67 1 2 10K 0402 5% VRAM_ID0



RV68 1 2 10K 0402 5% VRAM_ID0

RV69 1 2 10K 0402 5% VRAM_ID1





RV70 1 2 10K 0402 5% VRAM_ID1

RV71 1 2 10K 0402 5% VRAM_ID2

RV72 1 2 10K 0402 5% VRAM_ID2



DIS@




RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1 = INSTALL 10K RESISTOR
X = DESIGN DEPENDANT


STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	POE FULL TX OUTPUT SWING 0: 55% swing 1: Full swing	X
TX_DEMPHY_EN	GPIO1	POE TRANSMITTER DE-EMPHASIS 0: disable 1: enable	X
RSVD	GPIO2	Addressed POE speed when compliance test 0: 2.5G/4 1: 5G/4	0
RSVD	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO_22_F0MC5B	ENABLE EXTERNAL BIOS ROM 0: disable 1: enable	X
ROMIDCFG(2,0)	GPIO[3:1]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XXX
VP_DEVICE_STRAP_BNA	V2SYNC	IGNORE VP DEVICE STRAPS	0
RSVD	HS2VNC		0
RSVD	GENERICC		0
AUX[1]	HSYNC	AUX[1] AUX[0] 0: No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected	11
AUX[0]	VSYNCR	1: Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	

001004	U001010	00100100	00100	00100
--------	---------	----------	-------	-------

GPIO21	H2SYNC	GENERIC0	GPIO2	GPIO8



+1 BVGS +1 BVGS



Add 12/6 for MLPS

TX_PWRS_ENB	GPIO0	Transmitter Power Saving Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for desktop)



MLPS Bit	AMD recommended setting			
	strap	R_PU	R_PD	C
PS0:	11001	RV243=8.45K	RV201=2K	CV335=NC
PS1:	11000	RV237=NC	RV238=4.75K	CV329=NC
PS2:	00000	RV239=NC	RV240=4.75K	CV331=0.68u

[V] Reading from GPIO/LCDDATA pins: PS_3

ID	Memory Type	Configuration	Row x Col x Bank bits	Channel Size
0	Samsung K4W2G1646E-BC11	128Mx16x8pcs	14*10*8	2G(SNLI Only)
1	Samsung K4W2G1646E-BC11	128Mx16x4pcs	14*10*8	1G
2	Micron MT41K128M16JT-107G:K	128Mx16x4pcs	14*10*8	1G
3	Hynix H5TC2G63FR-11C	128Mx16x4pcs	14*10*8	1G
4	Samsung K4W4G1646B-HC11	256Mx16x4pcs	15*10*8	2G
5	Micron MT41K256M16HA-107GE	256Mx16x4pcs	15*10*8	2G
6	Hynix H5TC4G634FR-11C	256Mx16x4pcs	15*10*8	2G
7				

PS_3_CONFIG[2:0]				Memory Configuration					
ID	RV241	RV242	Bits[3:1]	Memory Type	Configuration	Row x Col x Bank bits	Channel Size	VPN	DPN
0	NC	4750	000	Samsung-DDR3	128M x 16 8PCS	14 x 10 x 8	2G	K4W2G1646E-BC11	24880
1	8450	2000	001	Samsung-DDR3	128M x 16 4PCS	14 x 10 x 8	1G	K4W2G1646E-BC11	
2	4530	2000	010	Micron-DDR3	128M x 16 4PCS	14 x 10 x 8	1G	MT41K128M16JT-107G-K	
3	6980	4990	011	Hynix-DDR3	128M x 16 4PCS	14 x 10 x 8	1G	H5TC2G63FR-11C	
4	4530	4990	100	Samsung-DDR3	256M x 16 4PCS	15 x 10 x 8	2G	K4W4G1646B-HC11	
5	3240	5620	101	Micron-DDR3	256M x 16 4PCS	15 x 10 x 8	2G	MT41K256M16HA-107G-E	
6	3400	10000	110	Hynix-DDR3	256M x 16 4PCS	15 x 10 x 8	2G	H5TC4G63AFR-11C	
7	4750	NC	111						

Closed to GPU




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	File	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPARTMENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				AT1 ThamesXT M2 Main MSIC	
				Size Document Number	
				Date Wednesday, July 10, 2013 Sheet 22 of 83	


PX_MODE=1 for Normal Operation
PX_MODE=0 for BACO mode to shut down power rails except VDDR3,PCIE_VDDC and 1.8V rail

Switch circuits in BACO desings for Thanex/Seymour only


55mA@1.0V, in BACO mode



+3.3VS TO +3.3VGS




+1.5V TO +1.5VGS





Note:
PX4.0 +VGA_CORE,VDDCI,+1.5VGS OFF
PX4.0 +3VGS, +1.0VGS,+1.8VGS ON
PX5.0 +3VGS,+VGA_CORE,VDDCI,+1.5VGV,+1.0VGS,+1.8VGS OFF

Power Sequence of Thames and Chelsea



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title	ATI ThamesXT_M2_BACO POWER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9103P
				Date	Wednesday, July 10, 2013
				Sheet	23 of 52







For Thames/Seymour
BIF_VDDC is connected to VDDC in non BACO designs
BACO designs, switch circuits is required so that
when GPU is operating, BIF_VDDC is connected to VDDC,
while in BACO mode, BIF_VDDC is connected to +1.0V

For MARS/VENUS/HEATHROW/CHELSEA
BIF_VDDC should be connected with 0.95V

On Heathrow/Chelsea/Venus/Mars only
PCIE_VDDC : 0.95V @ 1.3A (GEN3.0)

VDDCI and VDDC should have separate regulators with a merge option on PCB
For Madison, Park, Capilano, Robson, Seymour and Whistler, VDDCI and VDDC can share one common regulator





Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Rev	1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Compal Electronics, Inc.				AT1 ThamesXT M2 Power	
Document Number				LA-9103P	
Date				Wednesday, July 10, 2013	
Sheet				25 of 52	




Co-lay Thames/Mars Pro/Chelsea

	Thames M2	Mars Pro	Chelsea M2
RV129	POP	@	@
RV130	@	@	@
RV131	POP	@	@
RV132	@	@	@
RV134	POP	@	@
RV135	POP	@	@
RV206	@	MARS@	@
RV205	@	@	POP


This basic topology should be used for DRAM_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and I Cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM load and board to pass Reset Signal Spec. Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2








CHANNEL A: 256MB/512MB DDR3









CHANNEL B: 256MB/512MB DDR3








Security Classification		Compal Secret Data		Title	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	LAN RTL8105E	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	1.0
				Date	Wednesday, July 10, 2013
				Sheet	29 of 52




拉MS_D2_SD_CLK到Conn pin 14 SD_CLK
再打Via拉到pin 10 MS_D2

拉MS_CLK_SD_WP到Conn pin 5 MS_CLK
再打Via拉到pin 22 SD_W




SATA HDD Conn.




+5V_HDD Source



ODD BTB Conn.






ODD Power Control






Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		HDD/ODD	
2012/09/11		2014/03/12		Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		LA-9103P		Rev	
Date: Wednesday, July 10, 2013		Sheet		1.0	
32		of		52	


9/20 OAK Intel USB3.0 issue
Change LI1, LI3, LI4, LI6 Part
PN: from SM01002080L (S SUPPRE_MURATA DLW21SN900SQ2L 0805)
To SM070000S80 (S COM FL_CHENG HANN WCM2012F2SF-670T04)
1/22 Change LI1, LI3, LI4, LI6 Part
PN: from SM070000S80 (S COM FL_CHENG HANN WCM2012F2SF-670T04)
To SM070001E00 (S COM FL_MURATA DLW21SN900HQ2L)-Main
To SM070001S00 (S COM FL_KINGCORE WCM-2012HS-900T)-2nd





USB conn. 1




USB conn. 2





USB conn. 3




USB conn. 4






Analog Board ID definition, Please see page 4.





RE34, RE38
Please Close to UE1




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		EC ENE-KB9012	
2012/09/11		2014/03/12		Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		LA-9103P		Rev 1.0	
Date:		Wednesday, July 10, 2013		Sheet 35 of 52	

Screw Hole




APU Screw Hole




GPU Screw Hole



FAN Screw Hole



ODD Screw Hole



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Screw Hole		
				Size	Document Number	Rev
				LA-9101P		1.0
				Date:	Wednesday, July 10, 2013	Sheet 37 of 52

TOP Side

SW1
SMT1-05-A 4P

100k_0402_5%

ON/OFF

CE20
0.1u_0402_16V7K

Bottom Side

SW2
SMT1-05-A 4P

Pop only for
SSI debug

The schematic diagram illustrates the fan control circuit. It features a +5V input connected to a 1k resistor (RV301) and a 100pF capacitor (CE25) to ground. The output of the resistor is labeled +FAN_PWR. This output is connected to the VEN pin of the APE8875M SO 8P fan driver (UE3). The VIN pin is connected to +5V, and the VSET pin is connected to ground. The fan driver's GND pins are connected to ground. The fan driver's output is connected to the +FAN_POWER input of the JFAN module. The JFAN module's GND pins are connected to ground. The JFAN module's output is connected to the FAN_SPEED1 input of the ADES 85204-0300 CONN module.

Touch pad

The touch pad schematic shows the following connections:

- +3VALW** is connected to the **JPWR** pin of the **ACES 51524-0060N-001** touch pad.
- The touch pad's **pin 1** is connected to **TP_CLK**.
- The touch pad's **pin 2** is connected to **TP_DATA**.
- The touch pad's **pin 3** is connected to **FCH_SCLK1_TP**.
- The touch pad's **pin 4** is connected to **FCH_SDATA1_TP**.
- The touch pad's **pin 5** is connected to **GND**.
- The touch pad's **pin 6** is connected to **GND**.
- The touch pad's **pin 7** is connected to **GND**.
- The touch pad's **pin 8** is connected to **GND**.
- A diode symbol is shown between the touch pad and the **FCH_SCLK1_TP** and **FCH_SDATA1_TP** signals.


The schematic diagram illustrates the electrical connections for the SP01001H500 module. Key components and connections include:

- KS[0..7] and KSO[0..16]:** These signals are connected to pins 30 and 31 of the JKB connector. KS[0..7] is connected to pin 30, and KSO[0..16] is connected to pin 31.
- KSOQ[0..16]:** This signal is connected to pin 32 of the JKB connector.
- 5V5 Supply:** A 5V5 supply is connected to pin 1 of the JKB connector.
- RE60 Resistor:** A resistor labeled RE60 is connected between pins 1 and 2 of the JKB connector.
- 240_0402_1% Capacitor:** A capacitor labeled 240_0402_1% is connected between pins 1 and 2 of the JKB connector.
- KB CAPS_PWR Capacitor:** A capacitor labeled KB CAPS_PWR is connected between pins 1 and 2 of the JKB connector.
- QE3 MOSFET:** A MOSFET labeled QE3 (SSM8K7002FU, SC70-3-D) is connected to the module. Its gate is connected to pin 2 of the JKB connector, its source is connected to ground, and its drain is connected to the CAPS_LED signal.
- CAPS_LED:** The CAPS_LED signal is connected to the drain of the QE3 MOSFET.





[illegible]

Security Classification		Compal Secret Data		<div> <div>Compal Electronics, Inc.</div> <div> <div>FAN/TP/KB/PWR SW</div> <div> <div>Document Number</div> <div>LA-9103P</div> </div> </div> </div>	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title	Rev 1.0
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJCO DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>					
Date:	Wednesday July 10 2013	Sheet:	38	of	50

+5VALW to +5VS
+3VALW to +3VS





CTx (pF)	RISE TIME (µs)	
	5V	3.3V
0	124	88
220	481	323
470	855	603
1000	1724	1185
2200	3328	2240
4700	7459	4950
10000	16059	10835



Page 1

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/11	Deciphered Date	2014/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HW-PIR	
				Document Number	Rev 1.0
Date:				Wednesday, July 10, 2013	Sheet 40 of 50






1.5VP
TDC 11A
Peak Current 16A
OCP current 19A


	TYP	MAX
H/S Rds (on)	: 23.2mohm	, 27.8mohm
L/S Rds (on)	: 7mohm	, 8.4mohm

0.75VOLT +/- 5%
TDC 0.7A
Peak Current 1A
OCP Current 1.2A


+1.5VGPU
TDC 5.6A
Peak Current 8A
OCP current 9.6A




Security Classification		Compal Secret Data		Title	
Issued Date	2012/03/14	Deciphered Date	2013/03/12	PWR-1.2VSP/2.5VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9103P	
				Date	Rev
				Wednesday, July 10, 2013	0.1
				Sheet	46 of 52




RPU_VID5 (GPIO_10)	RPU_VID4 (GPIO_14)	RPU_VID3 (GPIO_15)	RPU_VID2 (GPIO_16)	RPU_VID1 (GPIO_20)	Core Voltage Level
0	1	1	1	1	1.125V
1	0	0	0	0	1.1V
1	0	0	0	1	1.075V
1	0	0	1	0	1.05V
1	0	0	1	1	1.025V
1	0	1	0	0	1V
1	0	1	0	1	0.975V
1	0	1	1	0	0.95V
1	0	1	1	1	0.925V
1	1	0	0	0	0.9V
1	1	0	0	1	0.875V
1	1	0	1	0	0.85V
1	1	0	1	1	0.825V
1	1	1	0	0	0.8V
1	1	1	0	1	0.775V




	Thames	Mars Pro
VGA_PCIE	1.0V	0.95V
PR832	6.81K	5.9K






+APU_CORE


+APU_CORE




+APU_CORE




+APU_CORE



+APU_CORE




+APU_CORE




+APU_CORE_NB

+APU_CORE_NB




+1.2VS

+1.2VS



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/03/14	Deciphered Date	2013/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR PROCESSOR DECOUPLING	
Size		Document Number		Rev	
Date		Wednesday, July 10, 2013		Sheet 50 of 52	
				0.1	

Power block



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/03/14	Deciphered Date	2013/03/12	Title	PWR POWER BLOCK DIAGRAM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9103P	Rev 0.1
				Date	Wednesday, July 10, 2013	Sheet 51 of 52

Page 1

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/03/14	Deciphered Date	2013/03/12	Title	PWR PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Document Number	Rev
					LA-9103P	0.1
				Date:	Wednesday, July 10, 2013	Sheet 52 of 52