

PCB STACK UP 8L

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : SVCC
LAYER 6 : IN3
LAYER 7 : SGND1
LAYER 8 : BOT

Dutton/Jett Block Diagram -- Intel Chief River ULV

POWER

DC/DC 3VPCU, 5VPCU, +15V	Page 31
REGULATOR (DDR3) 1.5VSUS, +0.75V_DDR_VTT	Page 32
REGULATOR +1.05V&+1.8V	Page 33,34
REGULATOR +VCCSA	Page 35
CPU Core +VCC_CORE&+VCC_GFX	Page 36
Charger VIN	Page 37
RUN POWER SW/Discharge 3VSUS, 5VSUS, 3V_S5, 5V_S5, +3V, +5V	Page 38

DDR3 SO-DIMM 1
Page 13

DDR3 SO-DIMM 2
Page 14

**Intel Chief River
Ivy Bridge**

31mmX24mm, BGA1023
2 Core 17Watt

Page 3,4,5,6

CRT
Page 16

RGB

HDMI
Page 16

HDMI

LCD
Page 15

LVDS

**2.5" HDD /SSD Module
(Option)**
Page 17

SATA

**HP/Mic
Audio Jack**
Page 24

**HDA CODEC
ALC269-Q-VC2**
Page 24

HD
Audio

Internal MIC
Page 24

Internal SPK
Page 24

SPI Flash (8MB)
Page 8

RFID
Page 27

**Panther Point
HM77**

25mmX25mm, BGA
PCH 4.1Watt

Page 7,8,9,10,11,12

SPI Flash (512K)
Page 28

IT8518
Page 28

**TPM
(for Jett)**
Page 22

LPC BUS

25MHz

TrackPoint
Page 21

**Accelerometer
(APS)**
Page 22

Int. KB
Page 21

ClickPad
Page 21

Battery
Page 37

Charger
Page 37

**Charger temperature
Thermal Sensor**
Page 26

PCI-e

Card Reader Realtek RTS5209
Page 25

PCI-e/USB

Mini PCIe Slot
Page 19

**WLAN Module /
Bluetooth**
Page 19

SATA/USB

Mini PCIe Slot
Page 20

**WWAN module /
mSATA**
Page 20

SIM Card
Page 20

PCI-e

**10/100/1G Ethernet
RTL8111F-CG**
Page 23

RJ-45
Page 23

USB 3.0 + USB2.0

USB 3.0 PORT X 2
Page 18

USB 2.0

Camera Conn
Page 15

Camera Module
Page 15

USB 2.0

USB 2.0 PORT X 1
Page 18

USB 2.0


**Reserved Discrete
Bluetooth**
Page 22

Table of Contents






PAGE	DESCRIPTION
01	LOCK DIAGRAM(UMA)
02	FRONT PAGE
03-06	Sandy Bridge
07-12	Cougar Point-PCH
13-14	DDRIII SO-DIMM
15	LCD/CAMERA
16	CRT/HDMI CONN
17	LAN-RTL8111E-VB-GR
18	AUDIO (CX20671-21Z, SPK)
19	SATA
20	USB X 3
21	Card Reader-RTS5209
22	WLAN
23	WWAN
24	KB/TP/FP
25	BT/G-SENSOR/TPM
26	FAN/Thermal
27	SW/LED/RFID_EEPROM
28	KBC IT8518/19
29	Screw Hole/EMI
30	Power Block Diagram
31	POWER_3V/5V (RT8206MGQW)
32	POWER_DDR3 (TPS51116)
33	POWER_1.05V&1.8V (OZ8117)
34	POWER_+VCCSA (OZ8117)
35	POWER_+VCC_CORE(ISL95831)
36	POWER_Charger (ISL88731A)
37	POWER_Discharge
38	Power On Sequence
39	BOM Matrix Table
40	Schematic Value Descript
41	EC RECORD DV
42	Power EC RECORD DV
43	
44	
45	
46	
47	

Power States


POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	10V~+20V	15,31,32,33,34,35,36,37	MAIN POWER		S0~S5
+3V_RTC	+3.0V~+3.3V	7,8,11,28	RTC		S0~S5
3VPCU	+3.3V	8,15,16,17,20,27,28,31,33,36,37	IT8518/19 POWER	3V5V_EN	S0~S5
5VPCU	+5V	15,29,31,32,33,34,36,37	DC/DC POWER IC SOURCE	3V5V_EN	S0~S5
+15V	+15V	15,25,31,32,37	LARGE POWER	3V5V_EN	S0~S5
LANVCC	+3.3V	17,37	LAN POWER	LAN_ON	
5V_S5	+5V	11,20,37	PCH SUS POWER	S5_ON	S0~S3
3V_S5	+3.3V	3,7,8,9,10,11,22,25,27,28,37	Sys Management,PCH Resume Well, USB,WLAN,WiMAX POWER	S5_ON	S0~S3
5VSUS	+5V	15,27,35,37	SLP_S4# CTRLD POWER	SUSON	S0~S3
3VSUS	+3.3V	32,37	SLP_S4# CTRLD POWER	SUSON	S0~S3
+1.5VSUS	+1.5V	3,11,13,14,32,37	DDR3 SODIMM POWER	SUSON	S0~S3
+0.75V_DDR_VTT	+0.75V	13,14,32,37	DDR3 SODIMM REFERENCE POWER	MAINON	S0
+5V	+5V	7,8,11,15,16,18,19,24,26,28,29,37	SLP_S3# CTRLD POWER	MAINON	S0
+3V	+3.3V	3,7,8,9,10,11,13,14,15,16,17,18,19,21,22,23 24, 25,26,27,28,29	SLP_S3# CTRLD POWER	MAINON	S0
+VCC_GFX		5,35,37	VGA CORE POWER	MAINON	S0
+VCCSA	+0.8V~+0.9V	5,34,37	Sandy Bridge Power	MAINON	S0
+1.8V	+1.8V	5,8,11,33,37	LVDS,NVM POWER	MAINON	S0
+1.05V	+1.05V	3,5,7,8,9,11,33,37	Sandy Bridge VTT POWER/PCH CORE POWER	MAINON	S0
+VCC_CORE		5,6,35,37	CPU CORE POWER	VRON	S0
+LCDVCC	+3.3V	15	LCD Power	ENVDD	S0
+3V_HDD	+3V	19	ODD Power	ODD_5V_ON	S0
+5V_HDD	+5V	19	HDD Power	MAINON#	S0
BAT-V	+10V~+17V	36	MAIN BATTERY	CHG_PBATT	S0~S5
+1.5V_CPU	+1.5V	3,5,32,37	DDR3 1.5V Rails	PS_S3CNTRL	S0



eDP_COMP connect to PIN AF3 W:4mils/S:15mils/L: 500mils.
eDP_COMP connect to PIN AD2 W:12mils/S:15mils/L: 500mils.




IVY Bridge Processor (DDR3)





IVY Bridge Processor (GND)

IVY Bridge Processor (RESERVED, CFG)

06



EC-DV-20




CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PCI-E Static x16 Lane Reversal)	Normal Operation	Lane Reversed
CFG3 (PCI-E Static x4 Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP




Quanta Computer Inc.


PROJECT : LI2

IVB 4/4 (GND)


Size Document Number Rev
 Date: Thursday, January 05, 2012 Sheet 6 of 49 1A



PCH Pull-high/low(CLG)




System PWR_OK(CLG)




- +1.05V (3.5, 8.9, 11, 29, 33, 36, 38, 49)
- +3V_RTC (8, 11, 28)
- 3V_S5 (3, 8, 9, 10, 11, 19, 28, 38)
- +3V (8, 9, 10, 11, 13, 14, 15, 16, 17, 19, 20, 22, 24, 25, 26, 27, 28, 29, 31, 32, 33, 35, 36, 38, 49)
- +5V (8, 11, 16, 17, 21, 24, 26, 29, 36, 38)

Cougar Point/Panther Point (HDA,JTAG,SATA)




RTC Clock 32.768KHz

08




RTC Circuitry(RTC)



iTPM ENABLE/DISABLE

iTPM Function	R366
Enable	1K
Disable	NC


For PCH 32Mbit (4M Byte), SPI



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	Different from Calpella	No reboot mode setting	PWROK 0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	ACZ_SPKR R143 *1KJ_4 +3V
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R459 *1KJ_4 R452 *10KJ_4 +3V
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	PCH_INVRMEN R468 *330KJ_4 +3V_RTC
HDA_SDO	Flash Descriptor Security Only for Interposer	PWROK	0 = effective(Default: weak pull down) 1 = Override	ACZ_SDOUT R464 *1KJ_4 +3V_S5
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	0 = effective(Default: weak pull down) 1 = Override	[Need external pull-down for LPC BIOS]
GPIO19	Different from Calpella	Boot BIOS Selection 0 [bit-0]	PWROK	R410 *1KJ_4 R458 *1KJ_4 BBS_BIT0 (9)
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN
DF_TVS	DMI Termination voltage	PWROK	weak pull-down 20kohm	R382 *22KJ_4 R384 *1KJ_4 DF_TVS (10)
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	ACZ_SYNC_R R250 *1KJ_4 3V_S5
GPIO15				GPIO15 R433 *1KJ_4 +3V_S5
GPIO28	Different from Calpella	On-die PLL Voltage Regulator	RSMRST# 0 = Disable 1 = Enable (Default)	R166 *1KJ_4 PLL_ODVR_EN (10)
DSWVREN		0: disable 1: enable		

HDA Bus(CLG)



Quanta Computer Inc.


PROJECT : LI2

PCH 2/6 (SATA/HDA/SPI)



Size: Document Number: PCH 2/6 (SATA/HDA/SPI) Rev 1A

Date: Thursday, January 05, 2012 Sheet 8 of 49

Cougar Point/Panther Point(GPIO,VSS_NCTF,RSVD)




GPIO Pull-up/Pull-down(CLG)




PROJECT ID SETTING

BOARD_ID2	Low	Dutton
High	JETT	



SBA SETTING



GPIO49	Low	N.A
High	SBA	




BOARD ID SETTING

Board ID For Function	ID3 GPIO39	ID2 GPIO38	ID1 GPIO37	ID0 GPIO36
SDV	0	0	0	0
SIV	0	0	0	1
SIT	0	0	1	0
SVT	0	0	1	1
SOVP	0	1	0	0

Model ID	MODEL_ID0
INTEL	0
AMD	1



TPM physical presence
PCH_GPIO57 Low: Default



Quanta Computer Inc.

PROJECT : LI2

PCH 4/6 (GPIO/MISC)

Size Document Number



Date: Thursday, January 05, 2012

Sheet 10 of 49

Rev 1A

Cougar Point/Panther Point (POWER)

Cougar Point/Panther Point (POWER)



Cougar Point/Panther Point (GND)

U29I		
AY4	VSS[159]	VSS[259] H46
AY42	VSS[160]	VSS[260] K18
AY46	VSS[161]	VSS[261] K26
AY8	VSS[162]	VSS[262] K39
B11	VSS[163]	VSS[263] K46
B15	VSS[164]	VSS[264] K7
B19	VSS[165]	VSS[265] L18
B23	VSS[166]	VSS[266] L2
B27	VSS[167]	VSS[267] L20
B31	VSS[168]	VSS[268] L26
B35	VSS[169]	VSS[269] L28
B39	VSS[170]	VSS[270] L36
B7	VSS[171]	VSS[271] L48
F45	VSS[172]	VSS[272] M12
BB12	VSS[173]	VSS[273] P16
BB16	VSS[174]	VSS[274] M18
BB20	VSS[175]	VSS[275] M22
BB22	VSS[176]	VSS[276] M24
BB24	VSS[177]	VSS[277] M30
BB28	VSS[178]	VSS[278] M32
BB30	VSS[179]	VSS[279] M34
BB38	VSS[180]	VSS[280] M38
BB4	VSS[181]	VSS[281] M4
BB46	VSS[182]	VSS[282] M42
BC14	VSS[183]	VSS[283] M46
BC18	VSS[184]	VSS[284] M8
BC2	VSS[185]	VSS[285] N18
BC22	VSS[186]	VSS[286] P30
BC32	VSS[187]	VSS[287] N47
BC34	VSS[188]	VSS[288] P11
BC36	VSS[189]	VSS[289] P18
BC40	VSS[190]	VSS[290] T33
BC42	VSS[191]	VSS[291] P40
BC48	VSS[192]	VSS[292] P43
BD46	VSS[193]	VSS[293] P47
BD5	VSS[194]	VSS[294] P7
BE22	VSS[195]	VSS[295] R2
BE26	VSS[196]	VSS[296] R48
BE40	VSS[197]	VSS[297] T12
BE10	VSS[198]	VSS[298] T31
BE12	VSS[199]	VSS[299] T37
BE16	VSS[200]	VSS[300] T4
BE20	VSS[201]	VSS[301] W34
BE22	VSS[202]	VSS[302] T46
BE24	VSS[203]	VSS[303] T47
BE26	VSS[204]	VSS[304] T8
BE28	VSS[205]	VSS[305] V11
BD3	VSS[206]	VSS[306] V17
BF40	VSS[207]	VSS[307] V26
BF38	VSS[208]	VSS[308] V27
BF40	VSS[209]	VSS[309] V29
BF8	VSS[210]	VSS[310] V31
BG17	VSS[211]	VSS[311] V36
BG21	VSS[212]	VSS[312] V39
BG33	VSS[213]	VSS[313] V43
BG44	VSS[214]	VSS[314] V7
BG8	VSS[215]	VSS[315] W17
BH11	VSS[216]	VSS[316] W19
BH15	VSS[217]	VSS[317] W2
BH17	VSS[218]	VSS[318] W27
BH19	VSS[219]	VSS[319] W48
H10	VSS[220]	VSS[320] Y12
BH27	VSS[221]	VSS[321] Y38
BH31	VSS[222]	VSS[322] Y4
BH33	VSS[223]	VSS[323] Y42
BH35	VSS[224]	VSS[324] Y46
BH39	VSS[225]	VSS[325] Y8
BH43	VSS[226]	VSS[326] BG29
BH7	VSS[227]	VSS[327] AJ3
D3	VSS[228]	VSS[328] AD47
D12	VSS[229]	VSS[329] AH11
D16	VSS[230]	VSS[330] AH3
D18	VSS[231]	VSS[331] AH36
D22	VSS[232]	VSS[332] B43
D24	VSS[233]	VSS[333] BE10
D26	VSS[234]	VSS[334] AH42
D30	VSS[235]	VSS[335] AH46
D32	VSS[236]	VSS[336] AH7
D34	VSS[237]	VSS[337] AJ19
D38	VSS[238]	VSS[338] T36
D42	VSS[239]	VSS[339] AJ21
D8	VSS[240]	VSS[340] AJ24
E18	VSS[241]	VSS[341] C22
G18	VSS[242]	VSS[342] AP13
G20	VSS[243]	VSS[343] M14
G26	VSS[244]	VSS[344] AP3
G28	VSS[245]	VSS[345] AP1
G36	VSS[246]	VSS[346] BE16
G48	VSS[247]	VSS[347] BC16
H12	VSS[248]	VSS[348] BG28
H18	VSS[249]	VSS[349] BJ28
H22	VSS[250]	VSS[350]
H24	VSS[251]	VSS[351]
H26	VSS[252]	VSS[352]
H30	VSS[253]	
H32	VSS[254]	
H34	VSS[255]	
F3	VSS[256]	
F3	VSS[257]	
F3	VSS[258]	

CPT_PPT_Rev_0p5

Cougar Point/Panther Point (GND)

U29H		
H5	VSS[0]	
AA17	VSS[1]	VSS[80] AK38
AA2	VSS[2]	VSS[81] AK4
AA3	VSS[3]	VSS[82] AK42
AA33	VSS[4]	VSS[83] AK46
AA34	VSS[5]	VSS[84] AK8
AB11	VSS[6]	VSS[85] AL16
AB39	VSS[7]	VSS[86] AL17
AB4	VSS[8]	VSS[87] AL19
AB43	VSS[9]	VSS[88] AL2
AB5	VSS[10]	VSS[89] AL21
AB7	VSS[11]	VSS[90] AL23
AC19	VSS[12]	VSS[91] AL26
AC2	VSS[13]	VSS[92] AL27
AC21	VSS[14]	VSS[93] AL31
AC24	VSS[15]	VSS[94] AL33
AC33	VSS[16]	VSS[95] AL34
AC34	VSS[17]	VSS[96] AL48
AC48	VSS[18]	VSS[97] AM11
AD10	VSS[19]	VSS[98] AM14
AD11	VSS[20]	VSS[99] AM36
AD12	VSS[21]	VSS[100] AM39
AD13	VSS[22]	VSS[101] AM43
AD19	VSS[23]	VSS[102] AM45
AD24	VSS[24]	VSS[103] AM46
AD26	VSS[25]	VSS[104] AM7
AD27	VSS[26]	VSS[105] AN2
AD33	VSS[27]	VSS[106] AN29
AD34	VSS[28]	VSS[107] AN3
AD36	VSS[29]	VSS[108] AN31
AD37	VSS[30]	VSS[109] AP12
AD38	VSS[31]	VSS[110] AP19
AD39	VSS[32]	VSS[111] AP28
AD4	VSS[33]	VSS[112] AP30
AD40	VSS[34]	VSS[113] AP32
AD42	VSS[35]	VSS[114] AP38
AD43	VSS[36]	VSS[115] AP4
AD45	VSS[37]	VSS[116] AP42
AD46	VSS[38]	VSS[117] AP46
AD8	VSS[39]	VSS[118] AP8
AE2	VSS[40]	VSS[119] AR2
AE3	VSS[41]	VSS[120] AR48
AE10	VSS[42]	VSS[121] AT11
AF12	VSS[43]	VSS[122] AT13
AD14	VSS[44]	VSS[123] AT18
AD16	VSS[45]	VSS[124] AT22
AF18	VSS[46]	VSS[125] AT26
AF19	VSS[47]	VSS[126] AT28
AF24	VSS[48]	VSS[127] AT30
AF26	VSS[49]	VSS[128] AT32
AF27	VSS[50]	VSS[129] AT34
AF28	VSS[51]	VSS[130] AT39
AF31	VSS[52]	VSS[131] AT42
AF36	VSS[53]	VSS[132] AT46
AF38	VSS[54]	VSS[133] AT7
AF4	VSS[55]	VSS[134] AU24
AF42	VSS[56]	VSS[135] AU30
AF46	VSS[57]	VSS[136] AV16
AF5	VSS[58]	VSS[137] AV20
AF7	VSS[59]	VSS[138] AV24
AG2	VSS[60]	VSS[139] AV30
AG19	VSS[61]	VSS[140] AV38
AG2	VSS[62]	VSS[141] AV4
AG31	VSS[63]	VSS[142] AV43
AG48	VSS[64]	VSS[143] AV8
AH11	VSS[65]	VSS[144] AW14
AH3	VSS[66]	VSS[145] AW18
AH36	VSS[67]	VSS[146] AW2
B43	VSS[68]	VSS[147] AW22
BE10	VSS[69]	VSS[148] AW26
AH42	VSS[70]	VSS[149] AW28
AH46	VSS[71]	VSS[150] AW32
AH7	VSS[72]	VSS[151] AW34
AJ19	VSS[73]	VSS[152] AW36
AJ21	VSS[74]	VSS[153] AW40
AJ24	VSS[75]	VSS[154] AW48
AJ33	VSS[76]	VSS[155] AV11
AJ34	VSS[77]	VSS[156] AV12
M14	VSS[78]	VSS[157] AY22
AK3	VSS[79]	VSS[158] AY28

CPT_PPT_Rev_0p5




Quanta Computer Inc.



PROJECT : LI2

Size Document Number PCH 6/6 (GND) Rev 1A




Date: Wednesday, January 04, 2012 Sheet 12 of 49









Remodify CRT BTB connector shcematic 0825



EMI reserve for HDMI




Quanta Computer Inc.


PROJECT : LI2

Size	Document Number	Rev
	CRT/HDMI CONN	1A
Date:	Thursday, January 05, 2012	Sheet 16 of 49


+3V (7,8,9,10,11,13,14,15,16,19,20,22,24,25,26,27,28,29,31,32,33,35,36,38,49)
+5V (8,11,16,21,24,26,29,36,38)



DC Current rating: 2 A (MAX)



DC Current rating: 3 A (MAX)



Quanta Computer Inc.








PROJECT : LI2

Size	Document Number	Rev
	SATA	1A
Date:	Thursday, January 05, 2012	Sheet 17 of 49


TPS2541 table

CTL1	CTL2	CTL3	Mode
0	0	X	Dedicated Charging Port, Auto-detect
0	1	X	Dedicated Charging Port, BC Specification 1.1 Only
1	0	X	Dedicated Charging Port, Apple Only
1	1	0	Standard Downstream Port, USB 2.0 Mode
1	1	1	Charging Downstream Port, BC Specification 1.1


Table 3 – TPS2541 Control Truth Table

EC-B-13
EC-DV-05

USB BTB CONN




USB3.0 PORT1



SUY USB3.0: DFHS09FR063

USB3.0 PORT2



SUY USB3.0: DFHS09FR063



Quanta Computer Inc.

PROJECT : LI12

Size Document Number

CONN USB x 3

Rev 1A


Date: Friday, January 06, 2012

Sheet 18 of 49


MiniCard WLAN connector

+3V (7,8,9,10,11,13,14,15,16,17,20,22,24,25,26,27,28,29,31,32,33,35,36,38,49)
 +1.5V (11,20,32,38)
 3V_S5 (3,7,8,9,10,11,28,38)

19




SIM Card CONN




Layout Note:
UIM_RESET, UIM_CLK, UIM_DATA routing as short as possible

+3V (7,8,9,10,11,13,14,15,16,17,19,22,24,25,26,27,28,29,31,32,33,35,36,38,49)
+1.5V (11,19,32,38)



EC-DV-22

MiniCard WWAN connector




(10) WWAN_DTCT#
EC-C-02

(10) MSATA_DTCT#


EC-B-04

(28) MSATA_DTCT_EN

EC-C-02




close to CN22




Place caps close to connector.

close to CN22

21






 +5V (8,11,16,17,24,26,29,36,38)

 +3V (7,8,9,10,11,13,14,15,16,17,19,20,22,24,25,26,27,28,29,31,32,33,35,36,38,49)

Remove fringer printer schcematic

TRACK POINT




The image contains two circuit diagrams for signal level shifting. The left diagram is for the PAD_RESET# signal, and the right diagram is for the TRACK_POINT_RESET signal. Both circuits use a 5V supply, resistors, and ME2N7002E transistors to level shift the signal.

Left Diagram (PAD_RESET#):



- A 5V supply is connected to resistor R156 (10K/J_4).
- The other end of R156 is connected to the gate of transistor Q18 (ME2N7002E).
- The source of Q18 is connected to ground.
- The drain of Q18 is connected to the PAD_RESET# signal line.
- Resistor R155 (0/J_4) is connected between the PAD_RESET# signal line and ground.

Right Diagram (TRACK_POINT_RESET):

- A 5V supply is connected to resistor R50 (10K/J_4).
- The other end of R50 is connected to the gate of transistor Q7 (ME2N7002E).
- The source of Q7 is connected to ground.
- The drain of Q7 is connected to the TRACK_POINT_RESET signal line.
- Resistor R44 (0/J_4) is connected between the TRACK_POINT_RESET signal line and ground.
- Additionally, there is a second transistor Q6 (ME2N7002E) whose gate is connected to the TRACK_POINT_RESET signal line and whose source is connected to ground. Its drain is connected to the TRACK_POINT_RESET signal line through resistor R49 (10K/J_4).




Reserve BT BTB connector shcematic 0825





supplier P/N: ST33ZP24AR28PVSC
Quanta P/N: AL33ZP24K01
F/P:tssop28-6 4-65-1 2h

LAN: RTL8111F-CG

LANVCC




Place CAP. close to LAN IC pin 21




Transformer


Layout: All termination signal should have 20 mil trace



需再確認燈號顏色是否接對




RJ45 Connector




CODEC(ADO)


- Surges of PVDD >TV duration 0.1ms when class D amplifier is working may damage the amplifier, 10uF tantalum capacitors are required at PVDD1 and PVDD2 to suppress the surge.




INT Digital MIC




Internal Speaker



EMI Reserve




Codec Power(ADO)




HDA Power(ADO)


*Intel HDA Either +1.5V_S5 or +3V_S5




PC BEEP




External MIC/Headphone Combo



ESD Reserve




FOR EMI Reserve




Note:

SD/MMC	MS
SP1	SD D7
SP2	SD D6
SP3	SD D5
SP4	SD D4
SP5	MS BS
SP6	
SP7	MS D1
SP8	
SP9	MS D0
SP10	MS D2
SP11	
SP12	MS D3
SP13	
SP14	MS CLK
SP15	SD_WP



R489,R495,R499,R504,R505,R508,C568 close to chip pin

It is recommended that mismatch trace length between CLK and DATA trace is 100 mils with maximum



Quanta Computer Inc.

PROJECT : LI2

Size	Document Number	Rev
	RTS5201-GR	1A
Date:	Thursday, January 05, 2012	Sheet 25 of 49

1



1





1

1


1

+3V (7,8,9,10,11,13,14,15,16,17,19,20,22,24,25,26,28,29,31,32,33,35,36,38,49)
 3VPCU (8,15,16,19,23,28,29,31,33,34,37,38,48,49)
 3V_S5 (3,7,8,9,10,11,19,28,38)
 5VSUS (15,38)

RFID



LED Driver



POWER BUTTON



Quanta Computer Inc.

PROJECT : LI2

SW/LED/RFID_EEPROM


Size Document Number

Rev


Date: Thursday, January 05, 2012

Sheet 27 of 49


1A




Hole for CPU support



MiniCard WWAN




MiniCard WLAN



CRT




Keyboard




SB



Boundary Hole



Boundary Hole




Fro ESD



- +1.5V_CPU (3,5,32,38)
- 3VPCU (8,15,16,19,23,28,31,33,34,37,38,48,49)
- +VCC_GFX (5,36,38)
- +3V (7,8,9,10,11,13,14,15,16,17,19,20,22,24,25,26,27,28,31,32,33,35,36,38,49)
- +5V (8,11,16,17,21,24,26,36,38)
- +1.5VSUS (3,11,13,14,32,38)
- 5VPCU (15,31,32,33,34,35,37,38,48)
- VIN (15,31,32,33,35,36,37,38)
- +VCC_CORE (5,36,38)
- +1.05V (3,5,7,8,9,11,33,36,38,49)

EMI



Quanta Computer Inc.


PROJECT : LI2



Size	Document Number	Rev
		1A

Screw Hole/EMI

LI2 Chief River SYSTEM POWER BLOCK DIAGRAM

30

















Processor	VCCSA_SEL0 G0	VCCSA_SEL G1	VCCSA XE&SV segments
Sandy Bridge	0	0	0.9V
	0	1	0.85V
Ivy Bridge	1	0	0.775V
	1	1	0.75V







+3V, +5V, +1.05V, +1.8V, +VCCSA, +0.75V_DDR_VTT, +1.5V, +1.5V_CPU




3V_S5, 5V_S5





LANVCC




+VCC_CORE, +VCC_GFX



5VSUS, +1.5VSUS





[illegible]

Revision History

Revision	Date	Phase	Change List	Release Schematic Date	Release Gerber File Date
A1A		DV	Initial release	2010/12/03	2010/12/03

Schematic Value Explanation Description :

RESISTOR

Value	F	4	6	8	12	1210	*	Description
*1K/F_4	1%	0402 (1005)					DE POP	1K ohm 1% SMD 0402 package and DE POP
1K_6	5%		0603 (1608)				POP	1K ohm 5% SMD 0603 package and POP
1K_8	5%			0805 (2125)			POP	1K ohm 5% SMD 0805 package and POP
1K_12	5%				1206 (3216)		POP	1K ohm 5% SMD 1206 package and POP
1K_1210	5%					1210 (3225)	POP	1K ohm 5% SMD 1210 package and POP

CAPACITOR

Value	Voltage	Material	6				*	Description
*0.1U/10V/X5R_4	10V	X5R	0402 (1005)				DE POP	0.1UF 10V X5R SMD 0402 package DE POP
1U/25V/X7R_6	25V	X7R	0603 (1608)				POP	0.1UF 25V X7R SMD 0603 package POP

EC #	Page	Date	Part Affected	Description
EC-DV-01	29	2011/09/07	Hole8	Remove unused Nut
EC-DV-02	15	2011/09/08	CN32	ME RECOMMAND:update CCD/LED connector for PE suggestion
EC-DV-03	16	2011/09/09	CN30	ME RECOMMAND:reverse CN30 pin define
EC-DV-04	21	2011/09/09	RV15,RV16,RV17	ESD RECOMMAND:reserve for ESD
EC-DV-05	18	2011/09/13	U43,U43	ESD RECOMMAND for layout routing:exchange USB3.0 RX and USB2.0 signal of U43 and U44
EC-DV-06	05	2011/09/13	C761,C762	Reduce for power noise:reserve C761 and C762
EC-DV-07	05	2011/09/14	C447,C59,C431,C45,C432,C430,C442,C62,C443,C56,C56,C428,C23,C49,C435,C427	Follow DG:change 15 pcs caps value from 1uf to 2.2uf
EC-DV-08	05	2011/09/14	C764,C765,C766,C767,C768,C771	Lenovo RECOMMAND :Reserve 150uF 3528 Caps of CPU Power rail
EC-DV-09	13 14	2011/09/14	C190,C191,C192,C282,C498,C499,C497,C168	Follow DG :change caps value from 1uF to 0.1uF
EC-DV-10	15	2011/09/14	CN32,C733,C734	For add new LEDs on LCO cover:update CN32 from 6 pins to 10 pins and add two Res for tuning LED brightness
EC-DV-11	19	2011/09/14	Q15,D18,R736	Remodify BT_ON schematic:Remove Q15 and add D18,R736
EC-DV-12	49	2011/09/14	Q47,Q45,R728,R727,R731	Remodify SBA schematic:Remove 1.05V_M3_PG schematic in pg49
EC-DV-13	49	2011/09/15	L51,R737	Reserve for SBA Power select
EC-DV-14	16	2011/09/16	R82,R81,R78,R77,R74,R71,R68,R62	Follow DG:update HDMI Rpd value from 499 to 680 ohm
EC-DV-15	10	2011/09/16	R738,R739	BIOS RECOMMAND:Add SBA selection schematic
EC-DV-16	05	2011/09/16	C55,C58,C429,C60,C48,C61,C445,C433,C46,C448,C439,C441,C446,C437,C47,C434,C444,C438,C440,C436	Follow DG:update +VCC_CORE caps from 1uf to 2.2uf
EC-DV-17	05	2011/09/19	R28,R29	Follow DG:update R28 and R29 Res value from 10 ohm to 100 ohm
EC-DV-18	21	2011/09/19	C772	ESD RECOMMAND:add C772 on the signal of LEFT
EC-DV-19	21	2011/09/19	C773,C774	EMI RECOMMAND:reserve for EMI
EC-DV-20	06	2011/09/19	R25,R26,R31,R30	Remove R25,R26,R31,R30
EC-DV-21	16	2011/09/19	U4,U5,U7	Add Power trace of +3V connection to pin3 of U4,U5 and U7
EC-DV-22	20	2011/09/20	RV18,RV19,RV20,RV21,RV22,U3	ESD RECOMMAND:remove U3 and RV18-RV22 for ESD solution
EC-DV-23	05	2011/09/21	C775,C776,C777,C778,C779,C780,C764,C765	No layout spacing:Remove C764 ,C765 and Add C775-C780
EC-DV-24	27	2011/09/21	LED2,R580,C383	Remove SATA LED schematic:Remove C383,R580,LED2
EC-DV-25	15	2011/09/21	Q49,Q50	Add 2 2N7002 to control CCD and WLAN LED of LCD COVER
EC-DV-26	24	2011/09/28	R268,R269,R299	FAE RECOMMAND:update PC-beeper voltage level,change R268,R269,R299 RES value form FAE suggestion



LI2 Schematic EC Tracking Record DV (for DV)XXXX. XX, 2011



EC #	Page	Date	Part Affected	Description
EC-DV-P01	32	2011/9/7	PC99	Change for +1.05V output ripple voltage (base on TI simulation)
EC-DV-P02	31	2011/9/7	PC94	Change for 5VPCU output ripple voltage (base on TI simulation)
EC-DV-P03	36	2011/9/7	PR182, PR178, PR152	Intersil FAE recommend change value
EC-DV-P04	37	2011/9/7	PR7, PR10, PR203, PR27, PR28	TI FAE recommend change value
EC-DV-P05	37	2011/9/8	PC7, PR15, PQ3	Add for Lenovo external battery ID pin function
EC-DV-P06	34	2011/9/21	PR106	Add for uPI FAE recommend (base on uPI simulation)
EC-DV-P07	37	2011/10/3	PR120	Change for charger current limit (base on TI simulation)
EC-DV-P08	37	2011/10/3	PC186, PQ15, PR52, PD11, PC39, PR42, PQ14	Delete reserved component
EC-DV-P09	37	2011/10/3	PR234, PR235, PQ81	Add for TI FAE recommend (base on TI simulation)
EC-DV-P10	37	2011/10/3	EL7	Add for EMI team recommend (base on EMI simulation)
EC-DV-P11	36	2011/10/17	PR236	Add PR236 for DV test
EC-DV-P12	36	2011/10/17	PC161,PR186,PR183,PC163, PC146,PC137,PR150,PR159, PC135	Intersil FAE recommend change value (base on Intersil simulation)
EC-DV-P13	31 32 33 35 36	2011/10/21	PR82, PR62, PR91, PR147, PR229, PR179, PR156,PR107 PR108	Change for power converter current limit (base on OCP test)
EC-DV-P14	31	2011/10/26	PC94	change PC94 size to 3528, because orignal 3216 size has shortsge issue.
EC-DV-P15	35	2011/10/26	PR231	RT FAE recommend change to open
EC-DV-P16	37	2011/10/28	PD8	Change for DV test result (base on ACOK test)

EC #	Page	Date	Part Affected	Description
EC-B-01	03	2011/10/19	R499,R47,R43	For platforms that do not implement the S3 Power Reduction circuitry and meet Intel Power-on sequence 1.Reserve R499 on the trace of SYS_PWROK 2.R47,R469 un-mount 3.updae R43 value from 1.1k ohm to 0 ohm
EC-B-02	07	2011/10/19	R500	Reserve R500 for SBA selection and meet Intel power-on sequence.
EC-B-03	19	2011/10/19	Q42,Q43,R501	Lenovo recomment to reserve AOAC schematic: reserve Q42,Q43,R501
EC-B-04	20	2011/10/19	R502	BIOS recomment :add MSATA detect signal to GPIO27 of PCH
EC-B-05	07	2011/11/21	R83,R76	Intel recommend:HPD and HPC are active high signal,Pull ups are not required for unused ports:R83 and R76 are un-mounted
EC-B-06	03	2011/11/21	R346	Intel recommend:if eDP is not used EDP_HPDP can be left as unconnected.R346 un-mounted
EC-B-07	11	2011/11/21	R208,R241,L18	Intel recommend:3VS_VCC_CLKF33 filter is no longer required. Keep the Cdecap, but remove the Cfilter/Lfilter. CRB schematics includes these components but they are not required on customer designs:R208 mountrd and R241,L18 are un-mounted
EC-B-08	16	2011/11/21		To support DC mode S4 wake up from LCD,update Lid switch power rail from 3V_S5 to 3VPCU
EC-B-09	15	2011/11/21		Camera VCC power rail issue:change the power rail from +5V to +3V
EC-B-10	09	2011/11/28	Q19,Q20	Reduce 3V_S5 leakage:SWAP the signals pin1 and pin3 of Q19 and Q20
EC-B-11	10 15	2011/11/28	Q44~Q47,R507	Lenovo recoomand to verify RF LED function:Add Q44~Q47 ,R507 and modify WWAN_LED_ON to GPIO16 of PCH
EC-B-12	16	2011/11/28	D18,D19,R504,R505	Reduce +5V leakage from HDMI device:Add D18,D19 ,R504 and R505
EC-B-13	16 18	2011/11/28	SU1~SU7	ESD recommend:update ESD protection component of SU1~SU7 to HDMI and USB3.0 sginals
EC-B-14	19 20	2011/11/28	CN21,CN22	Layout recoomend:update minipcie footprint to minipci-aaa-pci-041-k01-52p-smt
EC-B-15	49	2011/11/28	R506 ,C574	To fine tuning Intel Power-on sequence:Add RC delay of ACPWROK add R506 and C574
EC-B-16	10	2011/11/28		Intel recommend:GPIO36 and GPIO37 should not be pulled high when strap is sampled.Change Jett/Dutton strap pin to GPIO38

EC #	Page	Date	Part Affected	Description
EC-B-P01	31~37 48	2011/11/22	PR71, PR77, PR157, PR57, PR210, PR161, PR173, PR74, PR81, PR209, PR86, PR119, PR12, PR8, PR24, PR70, PR135, PR133, PR137, PR138, PR151, PR102, PR113, PR37, PR45, PR75, PR89, PR90, PR172, PR171, PR169, PR216, PR224, PR228, PR65	Change 0 ohm (for DV test) to short Pad
EC-B-P02	32 33 34 35 48	2011/11/22	PJP2, PJP3, PJP4, PJP7, PJP8, PJP9, PJP5, PJP10 PJP1	Remove Jump for C stage
EC-B-P03	37	2011/11/22	PQ64, PR204, PQ66, PR235, PQ81	Delete reserved component
EC-B-P04	37	2011/11/22	PR112, PQ14, PR204, PQ15, PQ64	Add for TI FAE recommend (base on DV test)
EC-B-P05	37	2011/11/22	PR29	Change PR29 form 10K to 100K (base on DV test)
EC-B-P06	37	2011/11/23	PR14	Change PR14 form 0603 size to 1206 size (base on TI simulation)
EC-B-P07	31	2011/11/24	PC78	Change PC78 form de-pop to pop (base on DV test)
EC-B-P08	37	2011/12/02	PC7,PR15,PQ3	Because we don't need to support the external Battery PC7,PR15,PQ3 un-mounted

EC #	Page	Date	Part Affected	Description
EC-C-01	08	2011/11/29	R518,Q50	Add ME unlock schematic for Intel ME lock issue:Add R518 and Q
EC-C-02	10,20 28	2011/12/20	R520,R521	Modify for mSATA and WWAN exclusive support design
EC-C-03	08	2011/12/27	R518,Q50	Lenovo recommand:remove ME un-lock shcematic
EC-C-04	16	2011/12/27	D29	Add D20 to reduce HDMI plug leakage
EC-C-05	23	2011/12/28	R259,R523	HI-Pod issue:Add 1M 0603 resistance and R259 un-mounte
EC-C-06	21	2012/01/05	R526-R529	Lenovo recommand:To qualify new click pad:add R526,R527,R528 ,R529





49



Without SBA Function will be Mounted



Support SBA Function will be Mounted