

JE40 HR

DIS/UMA/Muxless Schematics Document

Sandy Bridge

Intel PCH

DY :None Installed
DIS:DIS installed
DIS_Muxless :BOTH DIS or Muxless installed
DIS_PX:BOTH DIS or PX installed
DIS_PX_Muxless:DIS or PX or Muxless installed.
Muxless: Muxless installed.(PX4.0)
PX:MUX installed.(PX3.0)
PX_Muxless:BOTH PX or Muxless installed.
UMA:UMA installed
UMA_Muxless:BOTH UMA or Muxless installed
UMA_PX_Muxless:UMA or PX or Muxless installed

ANNIE: ONLY FOR ANNIE solution.
PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.
65W: for 65W adaptor installed.
90W: for 90W adaptor installed.

HR UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number


JE40-HR

Rev
-1

Date: Thursday, December 02, 2010

Sheet 1 of 102

JE40 HR Block Diagram (Discrete/UMA/co-lay)



SYSTEM DC/DC APL5916KAI 48		CPU DC/DC NCP6131S52MNR 42~43	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D05V_PWR	0D85V_S0	DCBATOUT	VCC_CORE

SYSTEM DC/DC UP6128PQDD 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

SYSTEM DC/DC UP6183PQAG 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC UP6165BQKF 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3

SYSTEM DC/DC NCP5911MNTBG 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE_PWR

VGA RT8208BGQW 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

TI CHARGER BQ24745RHRD 40	
INPUTS	OUTPUTS
DCBATOUT	BT+

SYSTEM DC/DC RT9025 47	
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0

SYSTEM DC/DC RT9025-25PSP 93	
INPUTS	OUTPUTS
1D5V_S3	1V_VGA_S0
3D3V_S5	1D8V_VGA_S0

Switches	
INPUTS	OUTPUTS
1D5V_S3	1D5V_VGA_S0
3D3V_S0	3D3V_VGA_S0

PCB LAYER	
L1:Top	L4:Signal
L2:VCC	L5:GND
L3:Signal	L6:Bottom

HR UMA


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title Block Diagram		
Size A3	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010	Sheet 2 of 102	

Sheet 4 of 102

SSID = CPU⁵



Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through
1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP
through 1K +/- 5% resistor power (~15 mW) may be
wasted.

Signal Routing Guideline: 
SM RCOMP keep routing length less than 500 mils.

HR UMA


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU (THERMAL/CLOCK/PM)
-------	--------------------------------

Size Custom	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010	Sheet 5 of 102	

Date: Thursday, December 02, 2010 Sheet 5 of 102

SSID = CPU





HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

SSID = CPU

PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed

DIS_PX_Muxless



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RESERVED)

Size
A3

Document Number
JE40-HR


Date: Thursday, December 02, 2010

Rev
-1

Sheet 7 of 102

PROCESSOR CORE POWER

53A



VCC Output Decoupling Recommendation:
4 x 470 uF at Bottom Socket Edge
8 x 22 uF at Top Socket Cavity
8 x 22 uF at Top Socket Edge
8 x 22 uF at Bottom Socket Cavity

SANDY

VCC_CORE


- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AG25 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AF26 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- R26 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

PEG AND DDR


CORE SUPPLY

SVID

SENSE LINES




For CRB VIDSOUT need to pull high 130 ohm closer to CPU and IMVP7
For CRB VIDALERT# need to pull high 75 ohm close to CPU



VCCIO Output Decoupling Recommendation:
2 x 330 uF (3 x 330 uF for 2012 capable designs)
5 x 22 uF & 5 x 0805 no-stuff at Bottom
7 x 22 uF & 2 x 0805 no-stuff at Top


No-stuff sites outside the socket may be removed.
No-stuff sites inside the socket cavity need to remain.



SSID = CPU

```
VAXG Output Decoupling Recommendation:
2 x 470 uF at Bottom Socket Edge
2 x 22 uF at Top Socket Cavity
4 x 22 uF at Top Socket Edge
2 x 22 uF at Bottom Socket Cavity
4 x 22 uF at Bottom Socket Edge
```

R906,R907 close to CPU



Disabling Guidelines for External Graphics Designs:
Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.
Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed



VCCPLL Output Decoupling Recommendation:
1 x 330 uF
2 x 1 uF
1 x 10 uF

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (VCC GFXCORE)			
Size A3	Document Number		Rev
	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet 9 of	102

SSID = CPU



HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size

	Document Number
--	-----------------

JE40-HR

SIZE
A3

Document Number **IE40**

Date _____

Thursday, December 02, 2010

Sheet 10 of 102

JE40 delete XDP function

HR UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size
A3

Document Number

JE40-HR

Date: Thursday, December 02, 2010

Sheet 11 of

Rev	-1
-----	----

Rev
-1


(Blanking)

HR UMA

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 12 of 102





5					4					3					2					1				
(Blanking)																								
HR UMA																								
緯創資通										Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.														
Title Reserved																								
Size A4		Document Number JE40-HR																		Rev -1				
Date: Thursday, December 02, 2010										Sheet 13					of 102									

SSID = MEMORY



Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32



PART NUMBER	Height	TYPE

DM1
DDR3-204P-122-GP
62.10017.251
2nd = 62.10017.V51
3rd = 62.10017.M51
4th = 62.10017.X41

HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM1**


Size: Custom Document Number: **JE40-HR** Rev: **-1**

Date: Thursday, December 02, 2010 Sheet 14 of 102

(Blanking)

HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>DDR3-SODIMM2</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 16 of 102





L_DDC_DATA(PAGE17):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display

Place near PCH
UMA_Muxless

Impedance:90 ohm



JE40 delete LVDS B channel

Close to PCH side



Cougar Point

Digital Display Interface



DDI Port B Detect:(SDVO_CTRL_DATA)
1: Port B detected
0: Port B not detected

Close to PCH side

Impedance:90 ohm


Impedance:100 ohm

Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)


PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPDP	NA	DDPB_HPDP	HDMIIB_HPDP
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMIIB_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMIIB_CTRLDATA

HR UMA


SSID = PCH




A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)




JE40 modify 07/16



KBC CLK EMI

OC[3:0]# for Device 29 (Ports 0-7)

OC[7:4]# for Device 26 (Ports 8-13)




DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH

check R1808 R1809 阻值

CRB : 2.2K

CEKLT: 1K



2x USB Ext. port 1 (HS)

```

* External debug port use on Huron river platform


```

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER(DY)
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB C
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

SB add USB port 5

JE40 co-lay USB2.0



USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

HR UMA

通資創緯

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (PCI/USB/NVRAM)

Size

Document Number	
-----------------	--

JE40-HR

Date _____

Thursday, December 02, 2010

Sheet 18 of 102

-1

SSID = PCH

4 DMI_RXN[3:0] <<<>>> 4
4 DMI_RXP[3:0] <<<>>> 4
4 DMI_TXN[3:0] <<<>>> 4
4 DMI_TXP[3:0] <<<>>> 4

FDI_TXN[7:0] 4
FDI_TXP[7:0] 4

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and
routing length less than 500
mils.
DMI_IRCOMP keep W=4 mils and
routing length less than 500
mils.

Deep S4/S5 Supported

Deep S4/S5 Not Supported

VccDSW3_3


DPWROK

VccSUS3_3

RSMRST#

For platforms not supporting Deep S4/S5



- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSPWRDNACK/GPIO30



JE40 modify 07/16

SB modify

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled




HR UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

PCH (DM I/FDI/PM)		
Size A3	Document Number	Rev
	JE40-HR	-1
Date: Thursday, December 02, 2010	Sheet 19 of 102	

SSID = PCH




JE40 delete New Card function

WWAN CLK


WLAN CLK

LAN CLK


USB3.0 CLK





PCIECLKRQ1# and PCIECLKRQ2#
Support S0 power only



- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.



```
CRB : 1K
CEKLT: 10K
```












HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PCH (PCI-E/SMBUS/CLOCK/CL)			
Size A3	Document Number		Rev
	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet 20 of	102


SSID = PCH





HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.

SSID = PCH

Note:
For PCH debug with XDP, need to NO STUFF R2218





GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.




0806 delete TP2202, TP2203
Do Not Stuff TP2202
Do Not Stuff TP2203

21 PSW_CLR# <<<
JE40 delete FP function


Pass Word Clear



SB VRAM Frequency
Pull high: 800MHZ
Pull low :900MHZ




VRAM Size









PLL ON DIE VR ENABLE

NOTE:This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)



SB add Zero ODD function



SB 公板 check different , check need modify or not
check intel , R2204

TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4
should not float on the motherboard. They should
be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLGT)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLGT)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.



HR UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**



Size: A3 Document Number: **JE40-HR** Rev: **-1**


Date: Thursday, December 02, 2010 Sheet 22 of 102





SSID = PCH






HR UMA

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>	
Title	
Clock(colay)	
Size	Document Number
A4	JE40-HR
Date	Rev
Thursday, December 02, 2010	-1
Sheet 26 of 102	



SSID = Thermal

Thermal sensor P2800



ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 ±1% Series)



RADJ1 (KΩ)	RADJ2 (KΩ)	VADJ (V)	OTZ Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9

VGA Thermal sensor P2800

SMBUS modify to Page 84

Fan controller P2793

Layout 15 mil



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Thermal P2800/Fan Controller P2793
Size Custom
Date: Thursday, December 02, 2010 Sheet 28 of 102
Rev -1


AUDIO OP AMPLIFIER

JE40 delete AMP function

HR UMA

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>Audio AMP</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 30 of 102

SB modify L3101,2,4,5,6 to 0 ohm





10月底改打71.57785.M03

SB for B version can no use LDO
delete LDO

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
BCM57780			
Size	Document Number		Rev
Custom	JE40-HR		-1
Date	Thursday, December 02, 2010		Sheet 31 of 102



HR UMA

-1M

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
RTS5159 (CARD READER)			
Size	Document Number	Rev	
Custom	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet 32 of	102

(Blanking)


HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 33 of 102

(Blanking)

HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 34 of 102



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
JE40-HR

Date: Thursday, December 02, 2010


Rev
-1

Sheet 35 of 102


Power Sequence



ANNIE Run Power




Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




5 S3 Power Reduction X01 20091111 JE40 HR modify 驗證R3710上件


Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK




SB to -1 reserve R3723



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



For U3701 not OD AND gate
R3719 to 64.15015.6DL
R3720 to 64.75005.6DL
R3702 to DY

SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic


HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title ADAPTER		
Size A3	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010	Sheet 37	of 102

ANNIE solution

Adaptor in to generate DCBATOUT




JE40 change DCIN1 part number



HR UMA

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DCIN JACK			
Size	Document Number		Rev
Custom	JE40-HR		-1
Date:	Thursday, December 02, 2010		Sheet 38 of 102

BATTERY CONNECTOR



EC Protect

HR UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size
A4

Document Number


JE40-HR


Rev
-1

Date: Thursday, December 02, 2010

Sheet 39 of 102


AD+ total power	R1	R2	AD+ total power	R1	R2
65w	187k	49.9k	80w	137k	49.9k
90w	121k	49.9k			









TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3 or VREG5	400kHz	500kHz

SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
Operating Mode	OOA Auto skip	Auto skip	PWM only



TPS51218D for 1D05V
















HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DC to DC 1D05V(TPS51218D)			
Size A3	Document Number		Rev
	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet 45 of	102

```
SSID = PWR.Plane.Regulator_1p5v0p75v
```




$$V_{out} = 0.75 * (1 + R1/R2)$$

+0.75VS
Iomax: 1.2A

SB R4608 chekc 修改31K6R
Vout 需再1.55V 以上

```
SSID = PWR.Plane.Regulator_1p8v
```

RT9025 for 1D8V_S0



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih.
Taipei Hsien 221, Taiwan, R.O.C.

Title

LDO 1D8V(RT9025)

Size
A4

Document Number

JE40-HR


Rev

Date: Thursday, December 02, 2010

Sheet 47 of 10

APL5916 for VCCSA

SB modify 2K2 for no run code




$V_{out}=0.8 \cdot (1+R1/R2)$


VCCSA_SEL	VCCSA_PWR
L	0.9V
H	0.8V

SSID = VIDEO


LVDS CONNECTOR



INVERTER POWER





Camera Power




SSID = VIDEO

LCD POWER for ANNIE



For EMI request
Close to LVDS connector



HR UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD Connector

Size
Custom

Document Number

JE40-HR

Rev
-1


Date: Thursday, December 02, 2010

Sheet 49 of 102



SSID = VIDEO HDMI Level Shifter & CONNECTOR

UMA_Muxless : default setting used PS8101. if don't used PS8101
please change C5103-C5110 to 0 ohm resistor

HDMI DISCRETE/ UMA Co-lay




0806 SB Cap change schematic to Page 84



SB to -1 for vendor suggest

Close to Level Shift

HDMI CONN



SB to -1 add R5124,R5125 for DIS only HPD

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin-Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDMI Level Shifter/Connector

Size

Custom

Document Number

JE40-HR

Date

Thursday, December 02, 2010

Sheet

51

of

102

Rev

-1

LED BACKLIGHT CONVERTER POWER

HR UMA

Title	
eDP	
Size A3	Document Number JE40-HR
Date: Thursday, December 02, 2010	Sheet 52 of 102

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Rev

-1

(Blanking)

HR UMA

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
S-VIDEO		
Size	Document Number	Rev
A4	JE40-HR	-1
Date: Thursday, December 02, 2010		Sheet 53 of 102

(Blanking)


HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 54 of 102


SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




HR UMA



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title ITP			
Size A4	Document Number JE40-HR		Rev -1
Date: Thursday, December 02, 2010		Sheet 55 of	102

SSID = SATA

SATA HDD Connector



ODD Connector




0707 Modify:
Change Q5601 to DUAL 2N7002 for isolate MD/DA signal between PCH and ODD.

SB

SATA Zero Power ODD

SB modify part number



HR UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD/ODDSize
A3

Document Number _____ Rev _____

JE40-HR

-1

Date: Thursday, December 02, 2010

Sheet 56 of 102

ESATA Power

USB CHARGER

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

E-SATA/USB CHARGER

Size

A3

Document Number

JE40-HR

Date

Thursday, December 02, 2010

Sheet

57

of

102

Rev

-1

SSID = AUDIO

Speaker Connector

LINE1 OUT
SPDIF

JE40 Modify LINE OUT

Audio at small board

MIC IN

Internal
Microphone


JE40 delete Line in function

GIGA Lan Transformer




SSID = LOM

LAN MDI Off-Page



XF5901
XFORM-12P-36-GP
68.HD081.30B
Change:68.68160.30B
2nd = 68.HD081.30B




XF5902
XFORM-12P-36-GP
68.HD081.30B
Change:68.68160.30B
2nd = 68.HD081.30B



SB modifyf Pin9 Pin10 SWAP



SB modify For EMI




HR UMA


SSID = Flash.ROM



PCH and EC length less than 6.5 inch



SSID = RBATT



HR UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title	Author	Year	Journal	Volume	Page
...

Flash/RTC

Size	Document Number	Rev
Custom	JE40-HR	-1
Date:	Thursday, December 02, 2010	Sheet 60 of 102

SSID = USB

IO Board USB Power



HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Power SW

Size
A4


Document Number

JE40-HR

Rev
-1

Date: Thursday, December 02, 2010

Sheet 61 of 102




HR UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB 3.0 Port			
Size	Document Number		Rev
A3	JE40-HR		-1
Date:	Thursday, December 02, 2010		Sheet 62 of 102

SSID = User.Interface
Bluetooth Module conn.

ANNIE Bluetooth Module




HR UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Bluetooth			
Size	Document Number	Rev	
A4	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet	63 of 102

Finger printer

JE40 delete FP function




HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
RESERVED		
Size	Document Number	Rev
A4	JE40-HR	-1
Date: Thursday, December 02, 2010		Sheet 64 of 102

SSID = Wireless


Mini Card Connector(802.11a/b/g/n)



WLAN1
BTW0-CONN52A-9-GP-U
20.F1519.052
2nd = 62.10043.A51
3rd = 20.F1693.052
4th = 20.F1743.052

SB modify for SIV

RF suggestion



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title MINICARD(WLAN)/ITP CONN		
Size A4	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010	Sheet 65	of 102

SSID = Wireless



Mini Card Connector(WWAN)

20100712 V1.5

Place near MINI Card CONN



RF suggestion



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN Connector

Size

Document Number

JE40-HR

Rev

-1

Date: Thursday, December 02, 2010


Sheet 66 of 102

(Blanking)




HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 67 of 102



Power button LED



Power STDBY_LED




SATA HDD LED




WLAN_LED

From module




3G LED


From module



Battery LED2(DC_BATFULL)






Battery LED1(CHARGE)




SSID = KBC


Internal KeyBoard Connector



TOUCH PAD



FFC 異面



HR UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Key Board/Touch Pad

Size A4 Document Number
JE40-HR Rev
-1

Date: Thursday, December 02, 2010 Sheet 69 of 102

Sheet 70 of 102



HR UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Dubug connector			
Size A4	Document Number JE40-HR		Rev -1
Date: Thursday, December 02, 2010		Sheet 71 of	102

(Blanking)




(Blanking)

HR UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	JE40-HR		-1
Date:	Thursday, December 02, 2010		Sheet 73 of 102

SSID = SDIO

SD/XD/MS Card Reader



HR UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CARD Reader CONN

Size

Document Number

Rev

JE40-HR

-1

Date: Thursday, December 02, 2010

Sheet 74 of 102

SSID = ExpressCard

+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA

HR UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
JE40-HR

Date: Thursday, December 02, 2010

New Card

Rev
-1

Sheet 75 of 102

(Blanking)

HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 76 of 102

(Blanking)

HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 78 of 102

SSID = User.Interface

Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

JE40 delete G Sensor Function

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Free Fall Sensor

Size
A4

Document Number

JE40-HR

Rev
-1

Date: Thursday, December 02, 2010

Sheet 79 of 102

(Blanking)

HR UMA


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 80 of 102

(Blanking)

HR UMA

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 81 of 102


PWRCN1 FFC 異面




PWRCN1
ACES-CON10-20-GP
20.K0422.010
2nd = 20.K0382.010

0806 change 10Pin

USBCN2
ACES-CON10-18-GP
20.K0315.010
2nd = 20.K0392.010




USBCN1 FFC 同面



USBCN2 FFC 同面


-1 add RF connector
BAE40 Only






Cabele Wire to BD

HR UMA


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
IO Board Connector		Size A4	
Document Number		Rev	
JE40-HR		-1	
Date: Thursday, December 02, 2010		Sheet 82 of 102	




LVDS Interface






HDMI Interface







EDP 50A (TDP 37W)










VRAM SAMSUNG 1Gb VR.1GB0B.006
 VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005
 VRAM HYNIX 2Gb VR.2GB0G.001

DG requires 4x0.1uF and 8x1.0uF per VRAM chip











$$V_{out} = 0.75V * (R1 + R2) / R2$$

1D5V_VGA_S0

1.05V to 1.05V_VGA_S0 Transfer







-1 co-layout SLG55221






HR UMA

Title			
DISCRETE VGA POWER			
Size	Document Number		Rev
Custom	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet 93 of	102

LVDS Channel A



Panel BL brightness/Power En/BL En



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size

Document Number

JE40-HR


Rev

-1


Date: Thursday, December 02, 2010

Sheet 94 of 102

Close to CRT Board CONN




CRT DDCDATA & DDCCLK




Pull high 在CRT

SB to -1 modify 4 port Logic



CRT Hsync & Vsync level shift


L=>B0 -DIS
H=>B1 -UMA



SB to -1 modify R9503,R9504 to 10 ohm




SSID = SDIO








SB to -1 BOM add SPR2




-2 delete SPR5




Change:34.40V16.001



3G Sku



Check test point




Test Point放在Dimm Door打開可量測處

HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title UNUSED PARTS/EMI Capacitors		
Size A3	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010	Sheet 97 of 102	


Power Sequence



Intel-Power Up Sequence


(AC mode)



red word: KBC GPIO




(DC mode)

red word: KBC GPIO







PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

