


PCB STACK UP 8L

LE9E(LE8) BLOCK DIAGRAM

01




Board Stack up Description


PCB Layers

Layer 1		TOP
Layer 2		GND
Layer 3		IN1
Layer 4		IN2
Layer 5		SVCC
Layer 6		IN3
Layer 7		GND
Layer 8		BOTTOM

Power On Sequencing Timing Diagram



MEROM Power-up Timing Specifications




Ta=VCC and VCCP assertion to VID[6:0] valid
Tb=VID[6:0] stable to VCC valid
Tc=BCLK stable to PWRGOOD assertion
Td=PWRGOOD to RESET# de-assertion time
Te=Vcc,boot valid to PWRGOOD assertion time

Voltage Rails


Voltage Rails	ON S0~S2	ON S3	ON S4	ON S5	Control signal
VCC_CORE	X				VRON
+1.5V	X				MAINON
+1.05V	X				MAINON
5V_S5/3V_S5	X	X	X	X	S5_ON
5VSUS/3VSUS/1.5VSUS	X	X			SUSON
SMDRR_VTERM/+3V/+5V/+15V/+1.8V	X				MAINON
+VGACORE/+VGA1.1V	X				MAINON
LANVCC	X	X	X	X	LAN_ON
3VPCU	X	X	X	X	VL
5VPCU	X	X	X	X	VL


ACIN POWER ON TIMING





PROJECT : LE8
Quanta Computer Inc.


Size: Custom Document Number: SYSTEM INFORMATION Rev: 1A
Date: Tuesday, November 20, 2007 Sheet: 2 of 44

































STRAP	VALUE		MEMORY Vendor
0	5K	PD	NOT USED
1	10K	PD	Samsung DDR2 16Mx16
2	15K	PD	Qmnd DDR2 16Mx16
3	20K	PD	HYNX DDR2 16Mx16
4	25K	PD	NOT USED
5	30K	PD	Samsung DDR2 32Mx16
6	35K	PD	Qmnd DDR2 32Mx16
7	45K	PD	HYNX DDR2 32Mx16


U20J



13/13 GND_NC




NB9M: VGACORE +0.9V ~ +1.0V

power up sequence








(By pass capacitor)



512Mb(32Mx16) : AKD5FG-TW31/Hynix(HY5PS121621CFP-25)
AKD5FG-T'04/Quimonda(HYB18T512161B2F-20)

- 14 VMA_DQ[63..0]
- 14 VMA_DM[7..0]
- 14 VMA_WDO5[7..0]
- 14 VMA_RDQ5[7..0]
- 14,15,33,37,40 +1.8V





XOR Chain Entrance Strap

ICH9-M LAN100_SLP Strap
(Internal VR for
VccLAN1_05 and
VccCL1.05)

LAN100_SLP	Low = Internal VR disable High = Internal VR enable(Default)
------------	---

ICH_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIe port config bit 1

STRAP	PCI_GNT0#	SPI_CS#1
SPI	0	1
PCI	1	0
LPC	1	1

(default)





PCI_GNT#3	Low = A16 swap override enabled Hi = Default
-----------	---





No Reboot Strap	
CZ_SPKR	Low: Default Hi: No reboot




TPM physical presence	
ICH_GPIO57	Low: Default











CRT SWITCH




UMA & Discrete setting
LVDS Discrete / UMA


R150	0	NC
R149	0	NC
R148	0	NC
R463	0	NC
R457	0	NC
R451	0	NC
R91	0	NC
R155	NC	0
R154	NC	0
R153	NC	0
R461	NC	0
R460	NC	0
R452	NC	0
R92	NC	0




PROJECT : LE8
Quanta Computer Inc.

Size	Document Number	Rev
Custom	CRT CON	1A
Date:	Tuesday, November 20, 2007	Sheet 23 of 44





CLOSED CHIP



R5C847 pin to pin compatible with R5C843/R5C841




PROJECT : LE8
Quanta Computer Inc.

Size	Document Number	Rev
Custom	R5C847 PCI/1394	1A
Date:	Tuesday, November 20, 2007	Sheet 25 of 44

PCMCIA CONNECTOR

CARD-READER CONNECTOR (SD / MMC / MS)


26




PROJECT : LE8
Quanta Computer Inc.

Size	Document Number	R5C847 PCMCIA/ 3-IN-1 CON	Rev 1A
Custom			
Date:	Tuesday, November 20, 2007	Sheet	26 of 44


SIO BOARD



POWER BOARD





BUTTON BOARD



27

G-SENSOR






GAIN	10K GPIO RESISTORS	
	GPIO1	GPIO2
0dB	Populate	Populate
-6dB	Omit	Omit
-12dB	Populate	Omit
-16dB	Omit	Populate



Default gain is -6dB without populating the 10K ohm pull down resistors going to GPIO1 and GPIO2



PC BEEP





FOR EMI SOLUTION




INTERNAL SPEAKER AMPLIFIER


29




MIC-IN JACK





HEADPHONE






PROJECT : LE8
Quanta Computer Inc.


Size Custom	Document Number AMP_TPA6017 & JACKS	Rev 1A
Date: Tuesday, November 20, 2007	Sheet 29	of 44



10/100M Tr: DBED2LLAN05
10/100/1G Tr: DB0ZH1LAN06




RJ45/RJ11 Connector




PROJECT : LE8
Quanta Computer Inc.

Size	Document Number	Rev
Custom	RJ11/RJ45 CONNECTOR	1A
Date:	Tuesday, November 20, 2007	Sheet 32 of 44


FINGER PRINTER




BLUETOOTH




NEWCARD




LED




EMI CAPACITORS




FAN CONTROL



EMI PAD




HOLES






Board TO Board TPM MODULE

34




KEYBOARD




For EMI request

TOUCH PAD





Mini PCI-E Card 1 WLAN


35





Mini PCI-E Card 2 WWAN(W/SIM)




















LE8 SYSTEM POWER BLOCK DIAGRAM

